

DUDLINY KNOX LIBEARY
NAV. L POSTERADUATE SCHOOL
NONTEREY, CALIFORNIA 93043





# NAVAL POSTGRADUATE SCHOOL

Monterey, California



# **THESIS**

MULTIPLEXING ETHERNET IN A MULTI-USER CP/M-86 SYSTEM

bу

Izzet Percinler

June 1984

Thesis Advisor:

Uno R. Kodres

Approved for public release; distribution unlimited

1222998



SECURITY CLASSIFICATION OF THIS PAGE INTO DA	: - Sn:=red)	
REPORT DOCUMENTATION		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3 RECIPIENT'S CATALOG NUMBER
4 TITLE (and Subtitle)		3 TYPE OF REPORT & PERIOD COVERED
Multiplexing Ethernet in a	Multi-user	'laster's Thesis
CP/M-86 System		June 1984  6 Performing DRS. Report Number
7. AUTHOR(s)		8 CONTRACT OF GRANT NUMBER(S)
Izzet Percinler		
PERFORMING ORGANIZATION NAME AND ADDRES	35	10. PROGRAM ELEMENT, PROJECT TASK AREA & RORK UNIT NUMBERS
Naval Postgraduate School Monterey, CA 93943		
11 CONTROLLING OFFICE NAME AND ADDRESS		12 REFORT DATE June 1984
Naval Postgraduate School Monterey, CA 93943		13 NUMBER OF PAGES
18 MONITORING AGENCY NAME & ADDRESS/II diller	ent Itom Controlling Office)	15. SECURITY CLASS.   . I into report)
		Unclassified
		150 DECLASSIFICATION DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		
17. DISTRIBUTION STATEME IT for the abstract entere	d in Block 20, if different fro	m Report)
18 SUPPLEMENTARY NOTES		
19 KEY WORDS (Continue on reverse side if necessary).	and Identify by block number)	
Local area network; Etherr computers; CP/M-86	net; Multiplexi	ng; Single board
This thesis describes the demonstrates the viability Single Board Computers cor CP/M system. The NI3010 M Controller Board provides Microcomputers and an Ethe MDS (CP/M-86 based), for controller board, for controller boa	Data Communica of multiplexintained in a Mu MULTIBUS-ETHERN the interface ernet Local Are	ng Intel iSBC 86/12A Itibus-based multi-user ET Communication between Multibus-based a Network. The Intel

context of this thesis, acts as a remote host. In future applications, it is envisioned that the remote host(s) will be either MDS-based systems or Digital Equipment Corporation's (DEC) VAX-11/780 (Unix Operating System), or the IBM 3033 mainframe.

S N 0102- LF- 014- 6601

Approved for public release; distribution unlimited.

Multiplexing Ethernet in a Multi-user CP/M-86 System

bу

Izzet Percinler
Major, Turkish Army
B.S., Turkish Army Academy, 1967
M.S., AITIA Statistics , 1977

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAI POSTGRADUATE SCHOOL June 1984 MAV.

ABSTRACT P3

This thesis describes the Data Communications Software that demonstrates the viability of multiplexing Intel iSBC 86/12A Single Board Computers contained in a Multiplex hased multi-user CP/M system. The NI3010 MULTIBUS-ETHERNET Communication Controller Board provides the interlace between Multiplex-based Microcomputers and an Ethernet Iocal Area Network. The Intel MDS (CP/M-86 based), for demonstration purposes within the context of this thesis, acts as a remote host. In future applications, it is envisioned that the remote host(s) will be either MDS-based systems or Digital Equipment Corporation's (DEC) VAX-11/780 (Unix Operating System), or the IBM 3035 mainframe.

#### DISCIATMER

Many terms used in this thesis are registered trademarks of commercial products. Rather than attempting to cite each individual occurrence of a trademark, all registered trademarks appearing in this thesis are listed below, following the firm holding the trademark:

Digital Equipment Corporation, Maynard, Massachusetts

VAX-11/780

UNIX Operating System

Digital Research Incorporated, Pacific Grove, California

CP/h-86 Operating System FL/I-86 Programming Language RASM 86 Assembler

Intel Corporation, Santa Clara , California

8086 Microprocessor Multibus Bus Architecture Intel SBC 86/12A Intel MDS

INTEFLAN , Inc. (Chelmsford, Mass)

NI3010 Multibus Ethernet Communications Controller Board

Xerox Corporation, ( Stamford, Connecticut )
EIHERNET

XEROX-DIGITAL-INTEL

ETHERNET Version 1.0
ETHERNET Version 2.0

# MONTLAND CALLEDONATA

# TABLE OF CONTENTS

I.	HIST	YADI	A ND	INI	ROI	ouc	TIC	N	•		•	•	•		•		•	٠				13
	Α.	BA	CK GR (	OUNE			•		•	•	•		•		•	•			•			13
	E.	AΞ	GIS .	•			•	•				•	•		•	•		•	٠			7 +
С.	С.	PU.	RPOSI	5 .			•	•	•	•	•	•	•		•	•	•		•	•	•	14
II.	ICC	AI A	REA !	REIN	ORE	(5				•		•									,	10
	Α.	GΞ	NERAI	- •			•									•	•	•	•			1 ~
		1.	Broa	adka	nd	•	•			•		•	•		•			u			•	17
		2.	Base	eban	d.		•	•	•					•		•	•			49	~	17
		3.	Twis	st∈ō	Wi	ire		•		•				•			•	٠	•			17
		11 .	Opti	ic F	ib∈	er.		•	•		•	•	-	•	•		•	•	•	•		18
	В.	IO.	POIO	GIES				•	•	•	•			•	•		4					13
	С.	ET	HERNI	ŢŢ		•	•	•										•				20
	D.	FU	TU RE	OF	LAN	I S	•	•	•	•	•	•	•	•	•			•			•	2-
III.	HARI	DEAR!	E DE	/ICE	S.	•	•		•						•	•	•					25
	Α.	IN	I E R L A	AN'S	NI	130	10	MI	JLI	IB	J S	[7.]	ĪH	ΞE	NE							
		CO	MMUNI	IC A I	ICI	is	CCI	TE	.OI	عَ لَــٰ	F.	•	•	•	•	•	•	*	•		•	25
	В.	SI	NGLE	BCA	RD	CO	MPU	JTE	ERS	5	•	•	•	•	•	•	•	•	•		•	29
		1.	Gene	eral		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	<u>.</u> 9
		2.	Inte	el i	SEC	8	6/	1 2 A	7	•	•	•	•	•	•	•	•	**	•	•	•	30
		3.	Mult	i-M	icı	:0C	om;	ut	tei	S	•	•	•	•	•	•		•		1	•	31
IV.	SYS	IEM :	SOFT	ARE			•	•	•	•	•				•		•	•		•	•	34
	Α.	CP,	/M-86	C F	ERA	ITA	NG	Si	SI	ΞM		•				•		•	•	•	•	34
	E.	MC (	ORTE	CP	ERA	ITA	NG	Si	SI	ŒΜ			•			•		•	•			34
	С.	PRO	OG RA 1	MIMN	G I	LAN	GUA	A G E	ES	SU	PP	OR	T	-	•	-	•		•		•	35
		1.	PL/I	- 8 6			•				•			•	•						•	35
		2.	RAS	186											•	•			•		•	35
	D.	DA '	TA CO	MMU	NIC	CAT	ION	is	SC	FI	A W	RE										36

		1.	"re	D C	te.	pl	111	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	36
		2.	11 re		te5	. C	nđ	11	•	•	•						•						3 3
		3.	" r5	mo	d.p	li	11	•	•	•			•	•			•			•	•		38
		4.	11 et	he	r.c	nd	11		•		•								•			•	39
		5.	" ts	te	the	ı.	pl	iп		•	•		•										39
•	2 · · · c · F						T 11	- T -	,	wn 17	-,	~ -	217										
V. :		EM !																	•	•	•	•	→ (:
	Α.	ISO																					
			I E RC																				
		1.																					
		2.																					
	B.	DE																					
		1.	Gen	er	al	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	44
		2.	-																				
	С.	IHI	PLEM	ΙEΝ	TAT	IO	M	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4	40
		1.	Des	ij	n C	on	si	dei	ra	ti	OT.	S	•		•	•	•	•	•	•	٠	1	3 2
		2.	Eth	er	net	A	.cc	es:	S	•	•	•	•	•	•	•	•	•	•		•	•	50
		3.	U se	er	Dia	10	Ju	9		•	•	•	•				•		•	•			52
		4.	The	9 11	I30	10	T	ra	ns	пi	t	Fu.	nct	io	ī	۰	•		•			•	54
		5.	I he	e N	130	10	R	€ <i>C</i>	ei	vе	ī	un-	cti	.on		•	•	•	•		•		55
VI.	RESU	ILTS	AND	) C	C NC	LÜ	SI	ON:	S	•						•	•	•		•			50
	Α.	ΞV	A L UA	TI	CN		•		•				•										56
	B.	GE I	NERA	λI.	CCI	ICI	US	IO	N	•		•						•	a	-			50
	С.	FU!	TURE	С	CNS	SID	ΞR	AT.	ΙC	NS	•					•	•						57
APPENDI	K A:	T	HE I	JIS	III	IG	OF	11	ΕE	MO	ŒΞ	. P	LI'	· (4)	ΙΑΙ	N	110	) DU	ILE		٠	•	53
APPENDI:	X B:	T	HE M	10 D	UIE	I	IS	TI	NG	0	F	"S	Y 4 C	. A	36	- 11	•	•	•	•	•	•	74
APPENDI.	Х С:	T	HE A	10 D	UIF	E I	JS	TI	N G	0	F	иМ	ULI	110	DS	-	A 3 6	11	•	•	•		79
APPENDI	X D:	Ti	HE M	10 D	ULE	EL	IS	II	N G	0	F	"C	МАС	CE	SS		A86	11					82
APPENDI	X Е:	T	HE M	10 D	UIE	EL	JS	II.	N G	С	F	υI	ИТЕ	ERR	PI	•	A36	11					84
APPENDI	X F:	TI	HE M	10 D	ULE	E L	.IS	TI	ΝG	0	F	11 N	I30	10	. D	C	L 19						37
															*								

APPENDIX	G: IHE	EIUDOME	LISTING	CF	"REMOTES.PLI"	ı	•	•	•	. 88
APPENDIX	H: THE	MODULE	LISTING	OF	"R5MOD.PLI"	•	ø		•	. 97
APPENDIX	I: THE	MODULE	LISTING	OF	"EIHER.A86"			•	•	10 6
APPENDIX	J: THE	MODULE	LISTING	OF	"TSTETHER.PLI	11	•	•		107
LIST OF B	FEF ERENC	CES						•		117
BIBLICGR	APHY.					•	•	•	•	119
THITTTAL I	OTSTRTBII	ттом іт	57							10.7

# LIST OF TABLES

I. System Perio	rmance Measurements	•		•	•	•	•	•		57
-----------------	---------------------	---	--	---	---	---	---	---	--	----

# LIST OF FIGURES

2.1	Local Area Network Topologies	• •	19
2.2	The ETHERNET Packet Format		25
3. 1	ETHERNET Architecture and NI3010		
	Implementation	0 9	2.5
3.2	Transmit Data Block in Multibus Memory	⊲ •	2.8
3.3	Receive Data Block in Multibus Memory		2 5
3.4	The Internal Architecture of Intel #386		3.2
4.1	"remote.cmd" Program Generation		3 7
4.2	The "remote5.cmd" generation	o •	33
5.1	System Configuration	• •	47
5.2	User's System view		48
5.3	Common Memory Allocation Map		49
5.4	ETHERNET Access (Transmit)		5 1
5.5	ETHERNET Access (Receive)		5.2

#### ACKNOWLEDG EMF NT

This thesis is devoted to the memory of my sister, Muazzez PERCINIER who passed away so early.

Special thanks to my wife Jale and our daughters Ede and Nil, for their patience during the heavy load of the education period.

Special thanks to my Thesis Advisor Professor Uno 2. MCDAES for his guidance and stimulating my interests in the challenging development of the Data Communications Scriware pertinent to this Thesis.

Special thanks are extended to LT David J. BPEVER, JSN for his invaluable assistance and contributions, especially in the area of Local Area Network concepts. His concurrent development of ETHERNET Communications Software, in support of the Extended MCORTEX Operating System, provided me with insight and inspiration.

# I. HISTORY AND INTRODUCTION

#### A. EACKGROUND

It became very evident to the early designers and nanufacturers of computer systems and components that some methodology must be developed to share the expensive elements (within the system) among various users. Among the earliest and easiest methods was that of "patch processing." Latch processing techniques became fairly sopnisticated, than use of, for example, IBM's Job Control Language (JCA). However, only until "timesharing" systems were developed and the rull benefits of the sharing of limited resources became evident. Sophisticated batch and timesharing system designers of yesteryear were very concerned with properly utilizing their expensive resource, the Central Processing Unit (CPU).

Contemporary computer system architects are able to benefit from the rapid technological advances in VLSI techniques. As a result, the Single Board Computers (SEC) and Single Chip Computers (SCC) are inexpensive, relative to hard disks, printers, graphic devices, and other peripherals. The fundamental question posed to these architects is: How can these peripherals "appear" less expensive to the users? The fundamental answer is: Distribute the resources among the users, thus reducing the cost per user.

The use of Local Area Networks (LAN) is the most economical means by which limited (expensive) resources can be distributed and utilized by a volume of users. An incremental increase in processing power is easily realized through the replication of inexpensive SBC's within a node or host, and reliability is an almost fortuitous consequence.

#### B. AEGIS

The AEGIS Weapons System Simulation Laboratory at SIGS Monterey, supports concentrated efforts in a continuity feasibility study of replacing the present 4-bay AN/UTK-7 hased system, installed aboard the U.S. Navy's negest guided missile cruisers (CG-47 class). The Simulation laboratory group is exploring multiple SBC architectural implementations for:

- 1. Increased Performance,
- 2. Increased Reliability,
- 3. Increased Survivability

by connecting clusters into a LAN system.

#### C. PURPOSE

The main purpose of this thesis is to develop data communications software between the AEGIS Laboratory's multi-user CP/M system and the Intel MDS. This is a stepping stone to the VAX and IBM virtual terminal idea. The micro-computers can be at one moment workstations, which edit source code and the next moment the source code can be transferred to IBM/VAX hosts. Compilers (e.g. ADA cross-compiler) can translate the source code and results can be sent back for execution and testing.

Details concerning the multi-user CP/N-86 Operating System may be found in [Ref. 1]. The CP/N-86 Operating System for the MDS is mentioned in [Ref. 2]. Basically, each single board computer and the MDS uses a single-user version of CP/M-86.

With the proper data communications software, message transfer between multi-microcomputers and MDS host system is not only possible, but can be accomplished efficiently.

Interlar's NI3010 MULTIBUS-ETHERNET Communications Controller Board is used in both the MDS system.

(Multibus-based) and the multi-user CP/M-86 system.

Thus, each Intel iSEC 86/12A is joing to behave like a virtual terminal of the MDS system. This thesis demonstrates the viability of the data communications between multi-microcomputers and the host system on the Ethernet local Area Network.

The International Standard Organization's (ISC) Open Systems Interface (OSI) 7-layer architecture model is used as a developmental guide in order to ensure the compatibility of future implementations and ease of integration into existing data communications systems.

This thesis gives the History and Introduction or Chapter I. Local Area Networks, primarily ITHERNET, as described in Chapter II. System Hardware is mentioned and Chapter III. System Software is given in Chapter IV. System Design and Implementation is described in Chapter V. Results and Conclusions are given in Chapter VI. Data Communication Software developed for this implementation is illustrated in Appendixes A - J.

The purpose of this thesis is to construct a software interface to the CP/M-66 Operating System so that ressayes can be transported between the iSBC's and MDS, systems via the Ethernet Local Area Network. By using the Data Communications Software, each iSBC 86/12A (i.e., each user in the multiuser system) can:

- 1. Send Messages to MDS .
- 2. Receive messages from MDS.

#### II. LOCAL AREA NETWORKS

#### A. GENERAL

The data communications within a building or a complex of buildings can be realized through the use of Local Area Networks (LAN). LAN's span distances between several meters through several kilometers in length. The speed or data transmission of a LAN is typically 100 Kbps to 10 Maps. The transmission media is generally inexpensive relative to the cost of the system being supported by it. The transmission medium can be twisted pair, coaxial cable, or fiber optics. The necessary hardware consists of the interface units for host computers, the transmission medium, and a transmission control mechanism over the medium.

The software protocols make the system work in the desired way. These are implemented in the host computers and provides the control of data transmission through hardward components. The ISO/OSI 7-layer model's lower levels -Physical and Data Control Layers- are strictly implemented and the higher levels - Network, Transport, Session, Presentation, and Application layers - implementation depends mostly on Long-haul packet communication networks.

Local Area Networks carry information usually via broadband, baseband, or twisted pair media. Broadband and baseband are the terms that describe different varities of coaxial cable used for local area networks. Actually this is misleading, since broadband and baseband are signalling techniques which are independent of the physical medium.

#### 1. Broadband

Broadband signalling techniques generally allows the transmission of data over longer distances. Broadband called is standard 75-ohm cable. In broadband local area networks the capacity is used to produce a large number of frequency subchannels from one physical channel. The transmission rates on broadband networks are less than the rates on baseband networks.

# 2. Paseband

transmit digital data only. The data rate is higher in raseband networks, but is limited to one channel. The data rate is as much as 10 Megabits per second for distances up to one mile. Baseband cable is 50-ohm coaxial cable and is generally more fragile than broadband. Baseband systems provide a control scheme to allow data to be sent without interference from other stations.

Several schemes have been used including simple time-division multiplexing or "slot" concepts such as the Cambridge ring. Most modern baseband networks use either a contention system, CSMA/CD (Carrier Sense Multiple Access with Collision Detection), or a rotating-control method called Token Passing. CSMA/CD networks listen for conflicting traffic to avoid data collision, while token passing networks circulate a token to permit a station to capture available transmission time.

# 3. <u>Twisted Wire</u>

The twisted wire is the least expensive transmission medium. Its capacity is limited and implementation is very limited in geographic range. Twisted wires provide top transmission rates of 1 million bits per second at distances

up to 4,000 feet if a line driver is used. They are nightly susceptible to electical interference, which can often scramble data transmissions.

#### 4. Cutic Fiber

The optic fiber transmits data at very high rates and is extremely secure. It is less bulky than cables and twisted wires. It has the necessary qualifications to be a candidate for future transmission media. Fiber optic caples are not susceptible to electromagnetic radiation. Thus problems such as ground loops, crosstalk, and lightning interference are eliminated. No electrical signals are transmitted between equipments interconnected by the glass fibers, thereby eliminating the possibility or electrical surges or short circuits. Morever, it is almost impossible to tap into the Ethernet data bus without immediate detection, a security advantage over coaxial ones. With progrietary collision detection technology, greater bandwidth, and lower attenuation of optical fibers, data can be transmitte! letween nodes separated by 2.5 KM. , without repeaters. This is in contrast to 0.5 km. of coaxial-cabled Ithernet. "FIBER CPTIC/NET CNE" is an example of a fiber optic connected Ethernet Communication System manufactured by Ungermann-Bals ( Santa Clara, California ) .

#### E. ICPOLOGIES

The common Local Area Network topologies include the point-to-point, star, ring, and bus topologies as shown in Figure 2.1 [Ref. 3]. Small networks linked with twisted wires often use the point-to-point configuration. A single wire connects each host in the network. There is no need to provide a central communications controller and is normally applied only for a small number of nodes.




Figure 2.1 Local Area Network Topologies.

In a star configuration, each host on the network connects to a central controller which performs all the switching. The central controller manages data transfer. It is vulnerable when any problem exists in the central controller.

In the bus topology, hosts directly connect to a central cable that runs the length of the network. Each host had a unique address, to receive its mail. The software lata communications protocols manage data communication.

The ring configured topology can be visualized as a rus network with two ends tied together. The data transmission is unidirectional along predefined transmission routes. A

single channel ring network is vulnerable to a failure in the connecting cable or a retransmission device.

#### C. EIHERNEI

The original design of the Ethernet system is due primarily to Robert M. Metcalfe and David R. Boggs [Ref. 4].

The coordinated efforts of DIGITAL, INTEL and MERCX on the MERCX's experimental Ethernet produced a well specified Ethernet standard describing Physical and Data Link Control layers in detail in 1982 [Ref. 5].

Ethernet is the Local Area Network developed by XERCX in 1975 at the XEROX Corporation's Palo Alto Research Content.

Ethernet designers introduced both the "Listen helore Talk" and "Listen While Talk" mechanisms into Ethernet. "Listen hefore Talk" method is also known as Carrier Sease Multiple Access, in which stations monitor the channel prior to transmission. In this method, stations wait for a statistical period before retransmission in the event of a conlision. This method yields utilization in excess of 80% capacity. With the second method "Listen While Talk" could sions should occur only when two or more stations find the channel silent and begin transmitting simultaneously. With a "Listen While Talk" mechanism, colliding packets can very rapidly be truncated so as not to waste an entire packet time on the channel. The use of this mechanism yields utilization in excess of 90% of channel capacity.

Since Ethernet uses CSMA/CD, every host competes for access to the one channel on the Ethernet cable. CSMA portion of the access mechanism resides in the NIU or integral hoard on the host system. It determines whether or not the channel is open and either holds the packet in a buffer until the channel is free or transmits the information.

If the Ethernet is overloaded and a collision of packets occurs, the collision detection mechanism (CD), located in the transceiver, observes this through a change in the electrical state of the channel. The CD will automatically "back off" communications on the channel and store the data in a buffer. After an arbitrary wait, the NIU or controller board will retransmit the data. Retransmission is accomplished my using the Truncated Finary Exponential Backoff Algorithm.

The Ethernet is configured by connecting a number of independent terminals through an interface to a transcalver, which is in turn connected to the transmission median, typically a coaxial cable. The topology of Ethernet is that or an unrooted tree, in the sense that there is a unique path between every pair of stations. Stations can attach to the cable at any point, and the cable can be extended from any of its points in any direction by the use of repeaters.

Speed conversion between stations is intrinsic to the Ethernet interfaces, since all transmission within the network takes place at a speed different from the terminals. Flow control must be exercised in the interface to provent buffer overflow with resultant loss of data.

The original Ethernet designers distin, wished between the interface (responsible for serializing and describing the parallel data used by the station, for computing and checking the Cyclic Redundancy Checksum, and for accepting only those packets addressed to the station it serves) and the Controller (responsible for retransmitting colliding or unacknowledged packets). In their implementation, the interface was designed separately for each type of station, but the controller resided in the station itself (generally as low-level firmware or software). Subsequent implementations of Ethernet have taken the approach of combining the interface and controller functions into a separate, buffered device between the station and the Ethernet transceiver.

Ethernet is a branching broadcast communication system for carrying digital data packets among locally distributed computing stations. The packet transport mechanism provided by Ethernet has been used to build systems which can be viewed as either local computer networks or loosely coupled multiprocessors. An Ethernet's shared communication facility, its Ether, is a passive broadcast median with no central control. The coordination of access to the Ether for packet broadcast is distributed among the contending transmitting stations using controlled statistical argument. The switching of packets to their destinations on the Ether is distributed among the receiving stations using packet address recognition.

The Characteristics of Ethernet are :

Data Rate: 10 Mejabits per second

Transmission Medium : Baseband Coaxial Carle

Maximum Number of Nodes: 1,024

Topclogy : Linear Bus

Access Method : CSMA/CD

Network Segment: 500 Meters ( 1,600 feet ) per

segment

The Maximum distance of an Ethernet

with repeaters : 2.5 Km.

The max. no. of transceivers to be connected

to a single segment: 100

The Ethernet Packet format size ranges from 54 Eytes (Minimum) to 1516 Bytes (Maximum). The difference depends on the size of data field.

The minimum data field size is 40 data bytes. The maximum data field size is 1500 Pytes. Each packet starts with a Preamble field, which is an 8 Byte Synchronization pattern containing alternating 1's and 0's and ending with two consecutive 1's. The Destination Address is 6 Pytes long. It specifies the station(s) to which the packet is being transmitted. If the first bit is 1, all stations are addressed by this broadcast address. The source address is 6 bytes and shows the sender station. The type field is 1 bytes and is used for Gateway purposes. Data Field varies




Figure 2.2 The ETHERNET Packet Format.

from 46 to 1500 bytes. Refer to Figure 2.2 [Ref. 6]. Packet check sequence is 4 bytes and contains a Cyclic Redundancy

Check (CRC) code. The Ethernet Efriciency depends on the packet size and the number of nodes connected to LAY.

#### D. FUTURE OF LAN'S

The electronic mail systems and sharing of files and peripherals in the age of microcomputers make LAN's a necessity. Ethernet, in spite of varying degrees of resistance will be more attractive in the future due to the availability of inexpensive VLSI Ethernet chips. The fiber of technology is very suitable for military application where secure transmission is highly desirable and where a predictable response time is necessary. Fiber optic ring networks which use a token passing access control are typically suggested for military applications.

#### III. HARDWARE DEVICES

A. INTERLAN'S NI3010 MULTIBUS ETHERNET COMMUNICATIONS
CONTROLLER

The NI3010 is the hardware essence of this thesis. It is a single board that along with a transceiver provides a host MULTIBUS system with a complete connection to an Ethernet network. Figure 3.1 shows the ETHERNET architecture and the NI3010 implementation [Ref. 7].

The NI3010 is a IMA (Direct Memory Access) device that responds to commands issued by the host MULTIBUS System. It incorporates Interlan's NM10 ETHERNET protocol module and complies in full with the Merox/Intel/Digital Ethernet Specification, Version 1.0. It performs the specified data link and physical channel functions [Ref. 8].

NIBJ10 consists of the Interlam MULTIBUS Interface Coard (MIB) and the Interlam NU10 ETHERNET Protocol Module. The MIB contains the logic necessary for transferring data between the NM10 and the host MULTIBUS system. NU10 is the Interlam's ETHERNET Protocol Module. It contains the data communications logic that interfaces the MIB to the ETHERNET. Data travel to and from the MIB through an S-hit bidirectional data bus to internal memory buffer registers. Transmit data then enters a transmit buffer and awaits transfer to the Ethernet. Receive data from the Ethernet enters a receive buffer and awaits transfer to host MULTIBUS memory. The Ethernet architecture and NIBO10 Implementation is described in Stotzer's thesis [Ref. 9].

The NM10 contains two FIFO (first\_in, first\_out)

1. A 2 KByte TRANSMIT BUFFER:




Figure 3.1 ETHERNET Architecture and NI3010 Implementation.

This fuffer allows the nost to transfer each transmit packet to the Ni30 10 only once, independent of network traffic. To send the data out on the Etnernet, the host must issue a Load Transmit Data and Send Command (29%) to the NI3010. If a network access collision occurs, the NM10 automatically reschedules transmission. Because the transmit frame is still available in the transmit buffer, the host need not to send it again to the NI3010.

# 2. A 16 KByt∈ RECEIVE PUFFER:

This buffer stores receive frames. It buffers the Multibus from the unpredictable arrival times of network traffic, consequently reducing the time-critical service requirements on the host Multibus system.

fers data to the NI3010 by setting up a transmit block in its own memory, writing the NI3010's bus address registers (BAR) with the block's starting address, writing the NI3010's byte count registers (BCR) with the block's byte count, and then initiating a transmit DMA Operation. The host must set up the transmit block in a particular format, as shown in Figure 3.2 [Ref. 7].

Only one frame can be loaded in the NI3010's transmit FIFO at a time. When a user issues a load transmit data and send command (29H), the NI3010 transmits all the data in its FIFO as an Ethernet frame. It adds the Ethernet preamble, the source address, and the CEC value.

Receive Data Format in Multibus Memory:

When the host receives a receive\_block\_available interrupt from the NI3010, it reserves a block in its own memory for the receive data, writes the NI3010's bus address registers (BAR) with the block's starting address, writes the NI3010's byte count registers (BCR) with the block's byte count, and then initiates a receive DAA. The receive data enter host memory in the particular format as shown in Figure 3.3 [Ref. 7].

When the NI3010 receives an Ethernet frame, it strips off the preamble and stores the rest of the frame in its receive FIFC. The rest of the frame includes 6 bytes of destination address, 6 bytes of source address, 46 to 1,500 bytes of data, and 4 bytes of CRC.

	7	
9AR + 0>	destination address (A)	
	destination accress (E)	
	destination accress (0,	
	destination accress (D)	
	destination accress (E,	
	destination address (F)	
	type field (A)	
	type field (5)	
	asta (first byte)	
	• :	
BAR - BOR - 1>	cata (last byte)	

Figure 3.2 Transmit Data Block in Multibus Memory.

When the NI3010 transfers a frame to the nost, it alls a bytes of meader. The first byte is the frame status; the second is a null byte; and the third and fourth are the frame length. The frame length is a binary value representing the number of bytes in the received frame.

When the nost initiates a receive DMA, it receives the oldest receive frame stored in the NIBO10's receive FIFG. After receiving that frame, the nost once again enables a




Figure 3.3 Receive Data Block in Multibus Memory.

receive\_block\_available interrupt. If the NI3010 has another frame ready, it interrupts again.

# E. SINGLE EOARD COMPUTERS

# 1. <u>General</u>

A single board microcomputer is a single printed circuit board containing as a minimum, a processor, memory

(ROM and FAM) and input/output ports. It usually has a combination of serial and parallel ports. It may also include a counter/timer function and a bus interconnection scheme. An SBC family may also include other functional elements (such as memory and I/O functions) on circuit boards of the same format as the microcomputer board. Single Board Microcomputers are sometimes called "monoboard" microcomputers. In January 1984, Intel combined a single-chip microcomputer and data communications capabilities with industry-standard networking software in its iSBC 106/51 Single Board Communications Computer and INA 960 Local Area Networking software.

Many manufacturers are producing single hoard computers. The software has matured and most systems come fully supported with high level languages PL/I, PASCAL, FORTRAN, CCBOL. The first SBC's appeared in 1976. The SBC's capabilities are evolving rapidly.

#### 2. <u>Intel iSBC 86/12A</u>

The Intel iSBC 86/12A has an Intel 8086 CPU, 32 or 64 Kbytes RAM, 0-32 Kbytes RCM, MULTIBUS interface control logic, serial interface, Intel 8255 supplying 3 programmable parallel I/C ports, Intel 8253 Programmable Timer (PIT), and an Intel 8259A Programmable Interrupt Controller (PIC). Additionally it has a 16 bit word size, 20 bit address lines (providing 1 Mbytes addressable memory space), 5 Mhz clock frequency, 38.4 Kbaud maximum I/C rate, and has multiprocessing capability. It supports among others FORTRAM, PASCAL, PI/M, PL/I-86, ASSEMBLY Languages and the CP/M-86 Cperating System.

# a. Microcomputer CPU

INTEL 8086 has the seven 3-bit registers of the 8080, with eight added registers so that the registers can

he paired up to form four 16-bit registers. The 16-bit registers are AX, BX, CX, and DX: when considered as 6-bit registers, they are AL, AH, BL, BH, CL, CH, DL, and DH ( L = Low-order byte; H = High-order byte). Pefer to Figure 3.5 [Ref. 1].

## 3. Multi-Microcomputers

Systems built around microprocessor-based information stations will scen rival the speed, gower, and capacity of some mainframes. Advances in VLSI technology is helping by developing monolithic chips. Adding more terminals to a uniprocessor decrease the power, speed, and capacity of individual users. However in multi-microcomputer applications more microcomputers provide more parallel computing power. Given the right multiprocessing configuration, a linear increase in performance can result by adding another microcomputer [Ref. 10]. The rapidly dropping cost of microprocessors will help to increase this kind of application in the future.

Although the concept of multiprocessing is not new, the concept of implementing such a scheme using microprocessors is. In the 1960's, conventional, relatively expensive mainframe CFU's were connected to a common memory, making it uneconomical to have more than a few processors. Since 1975, considerable effort has been devoted to resolve the problems that limited the practicality of multi-microprocessor systems. These problems include system inefficiencies, interconnection structures, and software system structures. The answers have been sought in the context of closely coupled multi-microprocessor schemes, Carnegie-Mellon University's CM≯ modular multi-micro, rocessor system.

Coupling involves the degree of interaction between processors. In a loosely coupled system, each processor has




Figure 3.4 The Internal Architecture of Intel 8086.

some dedicated complement of program and data memory, and possibly some I/O devices. Each such unit, which can function independently, communicates with another, using either

data transfers over a common bus or point-to-point communication lines or coordinated signals maintained in a commonly accessible store. A tightly coupled system involves multiple processors sharing common program and data memory and I/C transfers. All processors access common buses to perform memory and I/C transfers.

### IV. SYSTEM SOFTWARE

## A. CP/M-86 OPERATING SYSTEM

CP/M operating system's organization separates hardware-dependent functions in the BICS from hardware-independent functions in the BDCS and JCP. To move CP/M to a new hardware environment, only the modification of BICS is necessary. The alteration of the CP/M-86 Operating System for the AEGIS project is described by Candalor and Almquist [Ref. 2]. and [Ref. 11].

BDOS interfaces with the user's programs and does not really change from machine to machine (similar machines). It allows a program to address logical devices (such as drive A or B) so that the program does not need to consider the physical details of how those devices actually work. The BIOS resides at the fiction part of the operating system and translates this logical operating system schema into an actual detail needed to operate the hardware. Therefore, only BICS must be changed to accommodate different computers.

#### E. MCGRIEX OPERATING SYSTEM

MCORTEX is the real time executive for a multiple processor system used for the SPY-1A Radar Emulation. It is very specialized manager of concurrent processes. For previous work on Mcortex refer to Rowe [Ref. 12].

#### C. PROGRAMMING LANGUAGES SUPPORT

# 1. FL/I-86

FL/I-86 has added enhancements to optimize use of the 8086's larger word-size, instruction set, and memory addressing range.

PL/I supports scientific, data processing, text processing, systems programming applications. PL/I was first implemented in 1965 by IBM.

The syntactic structure and dynamic storage allocation features of ALGCL, the record structures and imput-cutput of COBOL, the Arithmetic capabilities of FORTRAN, some string processing, list processing interrupt-trapping features are all combined in PL/I.

PL/I is the most powerful high level language to be used in microcomputers. PL/I is extensively used as a systems development language in the microcomputer industry. PL/I-86 incorporates all the features of PL/I-80 in order to maintain compatibility and adds other enhancements interior to optimize use of the Intel 8086 processor. PL/I is preferred as a high level language in this implementation due to its power and flexibility in microcomputer systems.

PL/I Subset G was standardized in 1979 as an attempt to overcome "the language functionality/memory space-execution time" trade-off that PL/I had suffered in its long and winding history. Subset G has the best features of PL/I.

# 2. <u>FASM86</u>

RASM-86 processes an 8086 Assembly Language source file in three passes and produces an 8086 machine language object file. RASM-86 can optionally produce three output files:

## a. List file (filename.LST),

- b. Cbject File (filename.CBJ),
- c. Symbol file (filename.SYM)

from one source file (filename.a86).

The list LST file contains the assembly language listing with any error messages. The object CBJ file contains the object code in Intel 8086 relocatable object format. The symbol SYM file lists any user defined symbols. The three files have the same filename as the source file.

#### D. DATA COMMUNICATIONS SOFTWARE


The following descriptions of the functional modules of the data communication software is provided as a guick reference to describe the modules in limited detail. A more descriptive discussion in the code listings is provided in Appendixes  $\lambda$  - J.

# 1. "remote.pli"

This main module, after being linked to "multmods", "cmaccess", "interrpt", and "sync" assembler object files, provides the essense of data communications software between multiple single board computers and a remote host. Ineresultant transmit command file is "remote.cmd". Figure 4.1 shows how the "remote.cmd" program is generated. In this implementation iSBC86/12A's and an Intel MDS host computer are used. The same program is run on each SBC. It is provided in Appendix A.

# a. "sync.a86"

It provides synchronization of CP/M-86 users (through program "remote") requesting service of the



Pigure 4.1 "remote.cmd" Program Generation.

Ethernet. A slightly modified version of the Ticket/Server system used in Almquist and Steven's thesis is used here. This module contains the code which prevents more than one computer from accessing shared resources (the NIS)10, in this case) while another user may be already issuing commands to the device. The program is provided in Appendix B.

## r. " multmods.a86 "

This module is used to load but didress and systecount registers, and write to specific I/ ports. (write\_ic\_port and read\_so\_port). It is provided in Appending.

### c. "cmaccess.a86"

This module moves data from local memory to common memory and vice versa until data bytes are exhausted. It is provided in Appendix D.

# d. "interrpt.a86"

This module provides the initialization of CPU interrupts, and it enables and disables CPU interrupts. The high level interrupt handler routine of the "reacte.pair module is also called from here. It is provided in Appendix E.

## €. "NI3010.ECL"

This gives the I/C port addresses and interrupt enable status register values and command function codes. These are specific to the use of Interlan NI3010 MULTIBUS to ETHERNET interface. It is provided in Appendix F.

# 2. "remote5.cmd"

This program is run on the MDS host computer and sends and receives packets via ETHERNET to act as a distant host to the multi-user CP/M-86 system. Figure 4.2 shows the generation of "remote5.cmd": It is provided in Appendix G. The program is a modified version of the main module.

## 3. "r5mod.pli"

This module is designed to send and receive packets via ETHERNET to act as a distant host to the multi-user CP/N system for performance metrics purposes. The generation of "r5mod.cmd" is analogues to that of "remote5.cmd", as illustrated in Figure 4.2.




Figure 4.2 The "remote5.cmd" generation.

## 4. "ether.cmd"

This routine (transient commant) must be invoked any time a hard reset occurs on the Multipus backplane. It reinitializes common memory to the point at which the first user of the Ethernet services will now do a full reinitialization of synchronization variables and also place the NI3010 poard on line. It is provided in Appendix I.

# 5. "tstether.pli"

This module is a modified version of "remote.Fli" and is designed to function as a test program of the data communications software to demonstrate and analyze the speed of data transferred via Ethernet. The generation of "tstether.cmd" is analoguous to that of "remote.cmd", as illustrated in Figure 4.1. It is given in Appendix J.

## V. SYSTEM DESIGN AND IMPLEMENTATION

#### A. ISO REFERENCE MODEL FOR OPEN SYSTEMS INTERCONNECTIONS

## 1. General

The International Organization for Standardization has developed a Reference Model of Open Systems Interconnection (ISO-OSI) comprised of seven layers. These layers are:

- a. The PHYSICAL Layer
- b. The DATA LINK Layer
- c. The NETWOPK Layer
- d. The TRANSPORT Layer
- e. The SESSICN Layer
- f. The PRESENTATION Layer
- g. The APPLICATION Layer

## 2. <u>layers</u>

a. Physical Layer ( Layer 1 )

The physical layer deals with transmission of raw bit stream, and the electrical protocols. The physical link layer in a network is responsible for delivering the bits from one node to another. It encompasses plug, pin connections, interface hardware, impedances, the actual transmission medium, the signalling means (voltage or current levels, frequency channels, modulation techniques), and the data rate.

RS232C Serial Communications interface, MIL-SID-188, RS449, V.24, N.21 bis, X.21, V.35, 303 are examples of PHYSICAL Layer Protocols.

Physical links do not guarantee reliable service. Electrical noise in the environment can cause interference. The fiber optics media is not susceptible to this but may have either self-generated errors or external interference in the receiver due to the extremely low signal levels (nano-amperes) in the receiver. Physical link specifies how a transmitter sends bits on the transmission media, and how a given receiver accepts them for its node. In this application the NI3010 provides Layer 1 protocol functions.

# b. Data Link Layer ( layer 2 )

The DATA LINK Layer deals with issues of converting unreliable transmission links into reliable ones by using techniques like checksums to validate information received over the line. Carrier Sense Multiple Access with Collision Detection and Token Passing are two main methods used at this level. IEEE 802 specification is being studied for a standardization.

DATA LINK Layer establishes a communications link between micro and mainframe, manages channel access, and frames data to assure correct sequence and checking of message integrity. DATA LINK Control Protocols establish end connections between hosts and handles retransmission requests and handshaking. This level identifies sending and receiving stations through polling or selection. It also handles functions such as status requests, station reset, restart, start acknowledge, and hangup.

This is the level that solves problems in framing data, that is, deciding which bits are characters and which are messages, and in error control, by detecting data errors, confirming correct messages, or requesting

transmission of bad messages. It also numbers the ressages to avoid duplication and prevent losses and identifies those messages that are retransmissions. Its last function is line control, or determining which station on a half-duplex or multipoint (network) line transmits and which receives.

The DATA LINK layer does error handling, framing, link management, data link control, information transparency. ESC (Eisync), Start-Stop, HDLC, SDLC, UDLC, EDLC, ADCCE, CSMA, CSMA/CD, TOKEN PASSING, IEEE 302 are examples of DATA LINK Layer Protocols. The WIDCH implements most of Layer 2 functions.

## c. Network Layer ( Layer 3 )

The NETWOFK LAYER deals with conventions that govern the transmission of messages over the network. X.25 is being accepted as international standard. Message routing, flow control, message fragmentation and reassenthing are some functions of Network Control layer. It addresses and routes the messages. X.21, X.25, Request-Response, Autodial are Network Layer Protocol examples. There are also gateway protocols like X.75, IF, GGF. In this application, data is formed into packets for transmission at this Layer. The "Transmit Packet" procedure of "remote.pli" operates with the specification of this layer.

# d. Transport Layer ( Layer 4 )

The TRANSPORT Layer is used to shield the customer's portion of the network from the carrier's portion; thus a change in carrier should be transparent to the computers at the two ends of the link.

The TRANSFORT Layer controls the Communication session so that data is exchanged reliably and in orderly fashion. TCP, TP are Transport Layer Protocol examples. Since there is no route changing in this application, this layer is not applicable here.

## e. Session layer ( layer 5 )

The SESSION Layer deals with setting up, managing, and splitting out process-to-process connection.

The SESSION Control Layer manages connections between the applications processes, setting and controlling systemized aspects of communication such as establishment and termination of connections, end-to-end message unit data control, and dialogue control.

## f. Presentation Layer ( Layer 6 )

The PRESENTATION layer deals with transformations (like data compression ) on the data to be transmitted.

The PRESENTATION CONTROL Layer translates code data and converts it to display formats for terminal screens (or the micro screen), printers, and other peripherals. Data is compacted or expanded, structured for file transfer of for command translation. This layer performs an especially crucial function, since it ensures that data is in user-friendly and transparent forms. Since data transformations is not dealt with, this layer is not addressed.

## g. Application Layer ( Layer 7 )

The APPLICATION layer refers to the arility of application programs involved in communication to freely exchange data and programs. It supports use and application tasks and systems management such as resource sharing, file transfers, remote file access, database management, and network management. It is the topmost layer of all 7 layers. "remote.pli" operates with the Specifications of this layer. Data exchange is achieved, multiplexing is achieved without bothering the other users transmitting apparently at the same time.

#### B. DEVICE EULTIPLEXING

## 1. General

processor resources. The inner traffic controller of an operating system multiplexes the physical processor among a pool of more numerous virtual processors. The traffic controller of an operating system multiplexes virtual processors among a larger number of user processes competing for resources. The user accessible inter-process communication and synchronization primitives (ADVANCE, AWAIT, and TICKET) provided at this level allow the user to easily address complex system-wide inter-process synchronization requirements.

In order to multiplex the one channel NI3010 among multi microcomputers, a synchronization method was developed using a First Come First Served (FCFS) schema.

# 2. Synchronization Primitives

#### a. Ticket

the inspiration behind the TICKET operation is the automatic ticket machine that is used to control the order of service in catalogue sales departments. The ticket machine gives out ascending numbers to people as they enter the store, and by comparing the numbers on the tickets one can determine who arrived at the ticket machine first. Furthermore, the person at the counter can serve the customers in order by calling for the customer whose number is one greater than the one previously served, when he is ready to serve a new customer [Ref. 13].

#### t. Await

Await allows a process to suspend its execution pending the occurrence of a specified event. AWAIT is the operating system's primitive which allows the ticket number to be compared to the service number. If both priority for the process and eventcount >= threshold then the process will be executed. If the service number reaches the value of the ticket number the pending process is ready to proceed. As soon as a processor is available, the process is allowed to continue. The await operations do not terminate until the Advance operation of the producer that got the value to from its ticket operation is executed.

### c. Advance

Advance is the operating system's primitive used to increment a given eventcount. The service number is incremented after the server completes its service.

# d. Ticket Server Technique

- (1) "Call Request". "Call Request" accesses the "Ticket" variable in common memory for a ticket number, increments that variable and waits until the obtained ticket number is equal to the value of the "server" variable, a number also found in common memory.
- (2) "Call Release". "Call Release" advances the "Server" number by incrementing it, which in turn releases the shared resource to be used by the holder of the next ticket value.

#### C. IMPLEMENTATION

## 1. <u>lesign Considerations</u>

The software developed in this implementation is written, to the maximum extent possible, in a High Level language (HIL), PL/I. The ease of modification/maintenance and readability is a well proven concept and the extensive merits of an HLL shall not be reiterated here. The details of hardware are even well hidden from the systems programmer. Interlan's NI3010 itself provides all Physical layer and most Data Link layer functions.

The NI3010 is a DMA (Direct Memory Access) device and as such must have access to memory in which a packet may be located. The "strapping" of onboard RAM in each SEC, consistent with the design of the multi-user CP/M-86 system, requires that all communications between processors be via common memory. Figure 5.1 illustrates System Configuration of this application.

The program "remote.cmd" is the main routine in this thesis. The same program can be run on each SBC, depending on the number of users desiring remote communications. I slightly modified version of this program is run on the MDE host as "remote5.cmd".

The design is based on a "closed loop" protoccl, such that once the SEC will gain the right to access the shared resource, Ethernet, it will not relinquish it until a response message has been received. This "Stop and Wait" protocol makes buffer management almost trivial. The implications however are:

- (a) A lost packet (transmit or receive) could deadlock the multi-user system,
- (b) The asynchronous processing capability of a remote host(s) is not utilized (i.e. one heavily loaded host would adversely affect all multiuser CP/M-86 users),




Figure 5.1 System Configuration.

(c) Overall system efficiency is reduced - outround message packets could be transmitted by each SEC in rapid succession.

In case (a), the high reliability of Ethernet ( a 1 lit error in 10 \*\* 8 - 10 \*\* 11 bits) precludes the

extensive software development necessary to implement an acknowledging Ethernet. In case (h) and (c) it is envisioned that a future version of the communications software will have these considerations as primary objectives. Figure 5.2 illustrates the System perceived by the casual user.




Figure 5.2 Oser's System view.

Almquist and Steven's Ticket/Server system is used in this implementation. In the Ticket/Server system, when an

iSBC 86/12A computer desires to send a message, it requests a ticket number. When its ticket number is one greater than the one previously served, it receives the service. Figure 5.3 illustrates the Common Memory Map Allocation of this

700320071			
H0000:0001			
:0100H			
:0300H	CF 11 BUFFEF		
:0-00H			
	BUID COMMEND		
:0500H			
	CPMOLAWE.CMD		
HCCG8:			
	MIOPOPOLIE	1/105/35/3115	
	CTATIC EXTE	2000	
:5100H			
	The state of the s		
:5370H			
:BabAH			
:5403H	TRANSMIT_FACECT		
.04 701	RECEIVE_PACRITI		

Figure 5.3 Common Memory Allocation Map.

application. For the implementation of this scheme, "ticket" and "server" variables are placed in common memory, since trey are shared variables.

## 2. Ethernet Access

Transmit and Receive sides of the Ethernet access protocol are shown in Figures 5.4 and 5.5.

The Transmit protocol is described as follows:

- a. The right to net access must be obtained,
- b. The user transfers its packet to common memory,
- c. The user initiates a TDD (Transmit\_DNA\_Done)
  interrupt,
- d. The NI3010 transfers the packet from common memory to its transmit buffer,
- e. The NI3010 interrupts the user informing him that the packet is in the NI3010's transmit buffer,
  - f. The user issues a Load and Send command,
  - g. The NI3010 transmits the packet via Ethernet.
- Figure 5.5 illustrates ETHERNET Access (Receive). The receive protocol is described as follows:
- a. The NI3010 issues an interrupt (from the RBA (Receive\_Block\_Available) mode) to the user when a packet has been received via Ethernet,
  - b. User initiates a Receive\_DMA\_Done (ADL) interrupt
- c. The packet received is transferred to common memory by NI3010,
  - d. The NI3010 issues an interrupt,




Figure 5.4 ETHERNET Access (Transmit).

e. The user responds to the NL3010 EDI Interrupt and transfers the packet from common memory to local memory and processes it.




Figure 5.5 ETHERNET Access (Receive).

# 3. <u>User Dialogue</u>

After loading CP/ $^{4}$  and pooting the other iSBC's from the terminal 1 as described by Perry [Ref. 1].

The user invokes "remote" .

Frogram "remote.cmd" (resident on every logical disk) may be invoked by any user desiring to access a remote host (MDS) via Ethernet.

The applications program responds with :

#### " FEMOTES "

The users issue the response:

" message " (without the justation marks)

The applications program prompts with

" destination : "

Answer with " mds " .

The application program prompts with : 'message: ' .

The user then keys in the desired message followed in CR/IF>.

As soon as the user completes the message (<CR/IF>), the user receives a ticket number, which determines the user's turn to access the Ethernet resource that is multiplexed among all users. This is transparent to the user the illusion is that he thinks he is the only user on the Ethernet. The code "call request" is the assembly language routine which loops indefinitely (actually AWAIT) until the service number is equal to its ticket number. When it is equal, it returns to "remote.cmd" (actually, within "remote.pli" ) and the packet is written into the template in common memory by calling "move\_to\_cm". Then a packet is sent by calling submodule "transmit packet". When data is ready in common memory, the "data ready flag" is set by the interrupt handler indicating that the remote host has responded and data is moved into the authorized user's local RAM by calling move to lm subroutine. The next user can then be serviced after the NI30 10 resource is "released". The message originator is determined as indicated type\_field\_b and an appropriate response is issued. User n transmits message to MDS system, where MDS displays the following message:

"Terminal n sent the following message:

(The contents of the message sent by the user)
"Response issued!!! "

## 4. The NI 30 10 Transmit Function

The NI3010 transmit function is accomplished in the following manner:

- a. The host loads a block of memory in the particular format for each frame to be transmitted.
- b. The host loads the three NIBO1) address registers with the first address of the host memory block.
- c. The host then loads the two NI3010 syte count registers with the number of bytes in the data block.
- d. The host then enables a Transmit DMA Done (TDD) interrupt by writing a value of 5 Hex into the Interrupt Enable Register.
- e. The NI3010 interrupts the host once the memory block has been transferred into the NI3010 transmit buffer.
- f. The host then enables a Receive\_Block\_Available (REA) interrupt by loading the Interrupt Enable Register with a value of 4 Hex. This step allows any pending received frames to be handled.
- g. The host then commands the NI3010 to send the frame by writing a value of 29 Hex into the Command Register and subsequently reading the Command Status Register.

# 5. The MI3010 Receive Function

- a. The host enables an RBA interrupt.
- b. The NI3010, upon receiving a frame, interrupts the host to notify it of frame receipt.
- c. The host then writes a value of 0 Hem into the Interrupt Enable Fegister to disable any other NI3010 interrupts.
- d. The host writes values into the three NT3010 address registers to inform the NT3010 where, in host memory, to transfer the data.
- e. The host then loads the two NI3010 byte count registers with the hosts buffer size (normally maximum packet size plus a 4 byte header -1522 bytes).
- f. The host then enables the DMA transfer of the data by writing a value of 7 Hex into the Interrupt Enable Register.
- g. The NI3010 then interrupts the host upon completion of the transfer. The particular receive data format is used as shown in Figure 3.3.

These steps are repeated for each received frame.

# VI. RESULTS AND CONCLUSIONS

#### A. EVALUATION

A test program "tstether.cmd" is run on the system to show the sequence of users in a random sequence (brought upin the order of tester's choice). Since a closed loop system is used, this random sequence is repeated in the same crier as established at that time when the code "remote" is invoked at each terminal. This test program prints an "A" character (at each terminal) after receiving 50 packets, which amounts to 100 round-trip packets.

In 191 seconds 6,144,000 bytes are sent, which enactes to 32,167 Bytes/sec. That is equal to 257,340 bits/sec. Thus, the data rate achieved, during this test was approximately 257 Kbits/sec. This test was performed while 3 terminals attempted to send their messages simultaneously. When only two terminals sent their messages, this only increased the performance by 1 Kbits/sec. The result was 258,015 bits/sec. When only one terminal sent its message this figure was 282,482 bits/sec. Table 1 illustrates these performance metrics.

#### B. GENERAL CONCLUSION

The principal goal of this thesis has been met. This thesis demonstrates the viability of data communications between iSBC 86/12A's and Intel MDS host system via ETHERNET local Area Network.

Partin Percormance Monintements

SIMULTAMEOUS MESSAGE TRANSMISSION	MAKIMUM DATA RATE(Kbps)
	257
2 1	2 5 8 2 8 2

The ICS-80 Industrial Chassis, used in support of this thesis, allows a total of only 12 circuit board slots. The MULTIBUS master slots are odd-numbered and the slave positions are even numbered. Master boards are capable of acquiring and controlling the MULTIBUS.

In this application, excessive bus master requirements precluded the testing of more than 3 terminals concurrently. This backplane capacity limitation can be alleviated by obtaining an expanded chassis for future implementations.

#### C. FUTURE CONSIDERATIONS

The remote host in this thesis is the CP/M-d6 based MDS system. The next thesis can be devoted to the data communications software development between VAX 11/780 and Multiple iSBC's. File transfer, other than message transfer, should also be addressed in succeeding research efforts.

## APPENDIX 4

## THE DISTING OF "PRMOTE PUT" MAIN MODULE

```
/ No RE NO 18 NO NO 18 N
1%
/* This program, after being linked to multrods,
                                                                                                                                                              52 /
/* cmaccess, interrot, and sync Assembler 86 files ,
                                                                                                                                                              25 /
/# provides the essence of data communication software
                                                                                                                                                             4 /
/* between multi-microcomputers and the bost computer.
                                                                                                                                                             X: /
/* The same program is run on each $30's . A slightly
                                                                                                                                                             3,5 ,1
/# different version is run on MDS side in order to
                                                                                                                                                              75 /
/* establish the data communication .
                                                                                                                                                              24 /
/* The iSBC 86/12# s are used as micros and Intel MDS is
                                                                                                                                                              201
/* used as nost computer. Multiplexing and Demultiplexing W
/* is achieved between SEC's and the MIS system.
                                                                                                                                                              22.
1:5
                                                                                                                                                              5. /
/# The program invokes 5 segments :
/ *
                1. initialize pic
/ %
                2. perform commant
                                                                                                                                                              24 /
                                                                                                                                                              x: /
1%
                3. transmit packet
1%
                4. HL interrupt handler
                                                                                                                                                              24 /
1:3
                5. user process
                                                                                                                                                              45 /
12%
                                                                                                                                                              21 /
人类状态法表表的表现的对象表现的对象性的对象性的对象性的对象性的对象性的对象性的对象性的对象性的对象的对象的对象性。
remote:
       procedure options (main);
        1 7.5
                                                                                 30 May 1984
                        Date:
                        Programmer:
                                                                                Izzet Percinler
                                                                                 This module is designed to
                        Module Function:
                                                                                  function as the cornerstone of
                                                                                  the multiplexing software.
                                                                                 This software (after being
                                                                                                                                ASM files
                                                                                  linked
                                                                                                    with
                                                                                  multmods, omaccess, interrut,
                                                                                 and sync ) car te run or arr
                                                                                              and provide ETHERNET
                                                                                  service, without any
                                                                                 modification. */
```

/\* The host transfers Ethernet data to the NI3312 by detting up a transmit block in its own memory. This transmit block must be in the following particular format as it is shown in Interlan's NI3710 manual. (P.18) \*/

# 1 transmit\_data\_block static,

/\* The destination address is always 48 bits lona. These bits specify the address of the station(s) for which the frame is intended. The NI3013 requires that all frames have a destination address. The A.B.C bytes of Ethernet address have been assigned by Yerox. Interlan has assigned bytes T.E. and F. The least significant bit of each tyte is transmitted first. \*/

2 destination\_address\_a
 bit (8) initial (1021)4).
2 destination\_address\_b
 bit (8)initial (1271)4).
2 destination\_address\_c
 bit (8)initial (1011)4).
2 destination\_address\_d
 bit (8)initial (1001)4).
2 destination\_address\_e
 bit (8).
2 destination\_address\_f
 bit (8).

2 type\_field\_a /\* packe\*\_type \*.
 bit (8) .
2 type\_field\_b /\* originator \*/
 bit (8).

/\* Minimum data size is 46 bytes. Maximum data size is 1500 bytes. In this case data is taken as 238 bytes. Data size may be redefined by changing data size from 235 characters to the other acceptable Ethernet data sizes. \*/

2 data char (238) varying.

/# Ine data received by the NIBB12 "network traffic) is 'DMA'ed' to Common Memory and is in the following particular format as it is shown in Interlan's NIBB12 manual . P.22'8/

# 1 receive\_data\_block.

```
2 frame_status bit '3'.
2 null_byte bit 6).
2 frame_length_lsb bit 6).
2 frame_length_msb bit 6).
```

/\* The above four bytes of header is added by NI3/18 when transferring frame to the host. %/

```
2 destination_address_a tit B . 2 destination_address_b bit B) . 3 destination_address_b bit B) . 4 destination_address_b bit B) . 5 destination_address_b bit B) . 5 destination_address_b bit B) . 5 destination_address_b bit B) . 6 destination_address_b bit B) . 7 destination_address_b bit B) . 7
```

/\* The source address is always 48 bits long. These bits contain the physical address of the station that sent the frame . When transmitting a frame on the Ethernet, the NI3012 automatically inserts the source address. %/

```
bit (2) .
2 source address a
2 spurce[address[t
                         bit 31
2 source address o
                         Mit Al
                         01% (2)
2 source address d
                         hit -- ) .
2 source address e
2 source address f
                         hit 4) .
                         bi: = )
2 type field a
                         51: . El
2 type field b
```

/\* Packets are fixed length, 256 bytes, for design simplicity ) 239 bytes of a packet is data field of which 3 bytes are not available to the user: The first is number of characters which contains the length of the message. The others are  $\langle \text{CR} \rangle$  and  $\langle \text{LF} \rangle$ , which are appended to the varying character variable after the user terminates his ressage with  $\langle \text{CR} \rangle \langle \text{LF} \rangle$ .

2 data (239) char 1),

```
2 ord upper middle syte
          2 orn lower middle byte
                                      61+
                                      bit As
          2 cmc 1sb
      tvar char (238) varying,
      terminal service bit (8).
      packet_type bit (8) ,
copy ie register bit (8) .
      (i,j,k) fixed bin [15].
      reg value bit (8) .
torder (8\overline{2}) char (1) static initial 82\cdot (-).
      enet init char 4).
      user count bit (8).
      write_io_port entry bit (8), bit (e), read_io_port entry bit 8), bit 80.
      move to 1m entry bit(16), rointer,
                              fixed bin
                          pointer, bit/16'.
      move to am entry
                               fixed bir 15 .
      initialize cou interrupts
      enable cpu interrupts
                                       entry.
      disable cou interrupts
                                      ont ny
      clear ready flag
                                      entry.
      initsync
                                       eniny.
      set ready flag
                                       entry.
      increment_user count
                                       entry.
      decrement_user_count
                                       ertry.
      write bar entry (tit(16));
      /* end module listing */
```

2 cmn msb

/\* The 8259A Programmable Interrupt Controller PICT is used in real-time interrupt driven microcomputer systems to manage eight level interrupts. It is limited in this implementation to respond to interrupts 5 and 6. Interrupt 5 is used by the NI3C10 and Interrupt 6 is used by 3BC1 to handle The Micropolis hard disk I/O Refer to Perry's thesis).

# %replace

/\* codes specific to the Intel 8259A
Programmable Interrupt Controller (PIC) \*/

idw1\_port\_andress by fofft4.

/\* note that \*/ idw2\_port\_address by fo2/b4.

/\* idw2.idw4.\*/ idw4\_port\_address by fo2/b4.

/\* and dow \*/ dow\_port\_address by d2/b4.

/\* use same \*/

/\* port\_addr \*/

/\* Initialization Command Words [ISWs] are used to set up the 82594 in an initial state of operation. ISWs are issued from the processor in a segmential format.

Operation Control Words (OCWs) are cormand words that are sent to the 82594 PIC for various forms of operation , such as interrupt masking, end of interrupt, priority rotation, interrupt states. Casare assued as needed to vary and orbit 182594 operation.

icw1 ty '15't4,

/\* single PIC configuration, edge triggered input

iow2 by '49'b4.

/\* most significant bits of vectoring byte; for an interrupt 5, the effective address will be (icw2 + interrupt =) \* 4 which will be (40 hex + 5) \* 4 = 114 hex

/\* ICW1 and ICW2 are the minimum amount of programming needed for any type of 8259A operation. The majority of bits within these two ICWs are used to designate the interrupt vector starting address. %/

icw4 by '09'b4,

/\* automatic end of interrupt and buffered mode/master \*/

```
/* OCal is used solely for A259A masking objections.
        airent link to the Interrupt Mask segioter
provides
IME) .
         The processor can write to or read
IMR via COW1. COW1 sets and clears the mask bits
the INT.
                            ocw1 by '9f'b4.
  /* unmask interrupt 5 (bit 5) and mask all others */
                            /# and 8259a codes #/
                                             07 100 05.
                            cluster2
                            clusteri
                                             DY
                            terminal 1
                                             cy '31'54,
                            message type
                                             by '71'c.
                     terminal service reques:
                            await_enet access (v 1221)4.
                                             by 1991n4.
                            complete
                                             by '71'54,
                            in progress
                                                 175 14.
                            md <
                                              by
                                             by '83'64.
                            not ready
                                             Dy 'z'.
  /# ADM-3A specific #/
                            clearscreen
                            addr_rov_pkt_om by (540%)c4. addr_xmit_pkt_om by (532a)c4.
                            enet_status_addr by '530%'r4,
                            user count addr by '8874' -4:
              /* include constants specific to the *13717
                                                      2,5 /
               board
                  %include 'mi3@10.acl';
/* Main Foir */
         put list (clearscreen);
```

63

put edit '(border (i) do i = 1 to 80)) (a);
put skip (2) list ( WFLCOME TO THE NET');

put skip;

put skip (2);

```
/# Now 8259 is heady to accept interprot peacests #
          call initialize con interrupts;
          terminal service = await eret access;
     call move to lm(enet status adir, addr/eret init), 4 :
         if renet init ~= 'enet') then
         đo;
   /* First user of ETHERNET for the day or until the rext
       system crash executes this code */
           user count = '30'b4:
            enet init = 'enet';
    call move to om (addr(enet init), enet status addr.4);
    call move to om (addr(user obunt), user nour addr,1):
    call read to port (command status register.rea value.:
            call perform command (reset);
    call read_io_port (commani_status_register.reg_value):
           call perform command (go orline);
           call clear ready flag;
           call initsync:
         call increment user count:
         copy ie register = receive rlock available;
         call user process;
         call write_10_port-pow_port_aidress, 'tf't4';
/* Necessary actually only for iSEC1 as described in
Perry's thesis. Note: This masks interrupt 5 again
do not wart whatever SBC this code was rurning in. to
respond to further NI3010 interrupt signals because user is
no longer using Ethernet. */
          call decrement user count; /M or way out M/
          put skip (3);
          put edit ((border (i) do i = 1 to 87)) (a);
          put skip (2);
        /* end main cody */
```

```
1:5
/# This segment initializes Intel 8209A Programmatle
/* Interrupt Controller (PIC)
initialize pio:
    procedure;
      DECLARE
        write io part entry (bit 6) . bit.8%;
        call write io port 'icw1 port aidress.icv1 :
        call write 10 port 'icw2 port aidress.iow2
        call write ic port (icw4 port address.icw4 %
        call write in port forw bort_aidress, now1 ::
  end initialize pic;
1%
14
  This module is used to issue command to the NIB917
15:
  ETHERNET Communication Controller Board .
15%
perform commana:
    procedure (commani);
      DECLARE
        command bit (8)
        reg value bit (8)
        srf bit (8) .
        write io port entry (bit '8) .
                      bit (\Xi)).
        read 10 port entry (tit '8),
```

```
/* end declarations */
           call write_io_port | conmard_register.comard ;
do while ((srf & '21'b4) = '22'b4);
              call read to port (interrupt status rea.
                                srf);
           end; /* do while */
           call read io port (command status register,
                            reg_value);
     if (reg value > '01'b4) then
     do:
           /* not (SUCCESS or SUCCESS with Retries) */
         put skip edit (「称本本 ETHEEMET Foars Failure 本格本()
                      (001(35).a);
         stop;
     end: /* itd 本/
  end perform command;
```

```
/# begin #/
         call disable opu interrupts;
         do while (coby ie register = transmit_dma_dore
                    copy ie register = receive dha done ::
/* Present for future implementations when obtained operations in progress - tested in LT PARAGES
    Commmmunications software .
          call enable opu interrupts:
          do while 'copy ie register = transmit dma line
                     copy ie register = receive ama done :
          end;
          call disable opu interrupts:
         end:
         copy ie register = disable mi3210 interrupts:
         call write io rort(interrupt enable register.
                             disable mi3010 interrupts :
         srf = '0't4;
/* Tell NI3010 where transmit packet may be found */
         call write bar (addr xrit pkt cm);
         call write ic port(high byte count rea. (2 14);
/* 246 bytes */
/* Byte count for NI3010 */
         call write_io_port(low_hyte_count_reg, f6 b4);
         copy ie register = transmit dma done;
         call write io port(interrupt erable resister,
```

ו אוותר ביות ו

isatlē ouk interrupts write bar ektry (bit(16)); enable cou

```
call enable opu interpupts:
        do while (only lie register = transmit drays reu;
         end: /* loor until the interrupt cardian
                   takes care of the TDD injerming -
                   it sets IE REG to 4 %/
12
    Send packet on its way #/
         call write in porticommand register,
                            load ard send';
         do while ((srf & '21'b4) = '20'p4);
           call read to port/irterrupt status rea, sofu:
         end; /* do while */
   call read to port/command status register, reg value;
      Prepare for next command - command status register
123
      MUST he read after a commant is issued. Intherwise
      the host command would be ignored
end transmit_packet:
```

```
/**

/* This segment will be active only for the SBC that has my

/* the ENET acress right. All boards will receive violation

/* interrupts but first conditional oneok in this hardler my

/* (if terminal_service = in progress ) will cause my

/* an immediate return from interrupt for those not my

/* in service (Only one at a terminal can issue concaris my

/* to the NISOIO).

/*
```

HL\_interrupt\_handler:
 procedure external;

```
/~ This routine is called from the 1 v leve
              8086 assembly larguage interprist multipp.
              i.e. accessed only via intentupts.
     PECLARE
        write is port entry bit 8).
                             bit (8) ).
        read to port entry (bit (8) .
                            bit (8) ).
        enable cou interrupts
                                      entry.
        disable obu interrupts
                                     entry.
        write bar entry (bi (16));
        /本 begin ギ/
if (terminal service = in progress) them
do;
 if (copy ie register = receive block available) the
         call write io yort interrupt erable register.
                           disable_ni3812_interrupts);
                                         rov_prt (~);
                     call write bar 'ador'
       call write io port(nigh byte count reg. '21't4';
       /* 260 tytes */
       call write_ic_port(low byte count reg. 34 64);
               /# initiate receive DMA #/
                  copy ie register = receive ama dome:
         call write io port interrupt erable register,
                                    receive ima ione;;
end; /* do */
else
    if (copy ie register = receive dma done) then
        10;
            call set ready flaz;
            /* informs a terminal that data is ready %/
            copy ie register = receive block available:
          call write io port(interrupt enable register.
                              receive block available);
end; /* if then do */
```

```
user_process:
procedure;

DECLAFF
```

```
put skit list ('Terminal rancer: ');
    get edit 'terminal' t4 2 / :
    transmit data block.type field o = terrical;
    service response = 'continue';
    do while 'service response = 'exit'';
        data = not readv:
        but skip list ('REMOTE') ');
        get list 'service response);
       if (service response = 'message') than
       10;
           packet type = message type;
           put skip list 'Destination: ');
           get list (destination response);
           if (destination response = 'dds', then
              cluster = cluster1;
              if (cluster = cluster2) then
              do;
    transmit data block.destination address e = 1.51.4:
    transmit data block. destination address f = 'ea't4:
              end;
           else /# cluster = cluster1 4/
           de;
    transmit_data_block.destination_address_e = '@4'84:
    transmit_data_block.destination_adiress f = 'da't4:
           end; /* else do */
           if 'packet type = message type) them
    transmit data block.type field a = message troe;
           put skip list ('Message: ');
           read into (tvar);
           read into (tvar); /# must read twice */
           transmit data block.data = tvar;
   /* now must get the right to use the ETHERNET
      resource multiplexed among all users.
      More directly the limited resource is the
      transmit backet template in common memory */
      call request; /# Intel 8786 assembly larguage
                     routine - will loop intefinitaly
                     until my service number
                                                  # /
                     is reached
               terminal service = in progress;
/* my turn!!! So, write the transmit packet
               to the template in common memory
                                                 - 学/
```

release entry,

clear ready flag entry;

```
addr_mmit_tat_or.
246):
                   call transmit packet: /* sant it w,
                   do while (data = not ready);
      data = read ready flag.): /* wait for response */
/* 8086 routine that reads
   flag which interrupt handler (cormunication handler is
   integrated into this ) sets to one when data is
   available */
                   end;
                /* data is ready in common memory -
                   remote host has responded; so set Aara : "
                   call move to im addr row rkt or.
                                  addr/receive Tata block.
                                   262);
                   call clear ready flaz;
                   terminal service = complete;
                   call release; /# allows next user to to
                                      serviced */
                    /* display response on CRT "/
    if (receive data block.type field a = message type)
                    then do;
          /* get type field b to determine what host
             is trying to communicate with this terminal
             and then give an appropriate response *
           if (receive data block.type field t = mis
            then do;
              put skip list ('MDS responds with: ');
               i = 2i
/* Easy method to "convert" character data to arithmetic
    data - "overlay" character variable with arithmetic
    variable name.
                  p = addr ( receive data block.data 1');
                do while (i <= ( convert to binary + 1 ));
                      put edit(receive data block.data(i')
                               (a(1));
                i = i + 1;
                      end;
```

### APPENDIK B

#### THE MODULE LISTING OF "SING. A-o

```
Prog Name
                                 :Syrn.435
:Date
                                     :15 May 1994
                                     :Izzet Percirler
:Aritten by
For
                                     :Thesis
:Advisor
                                     :Professor Kodres
:Parpose
                                     :Provide synchrorizations of CPM an
                                       Msers requesting service of the
                                        Etherret.
Synchronization Routine
public release
public request
public initsync
public meat ready flag
tublic plear ready flag
public set ready flag
pablic increment_user_count
bublic decrement user count
Equates
🝷 সংস্থিত স্থান্ধ স্থান্ধ স্থান্ধ স্থান্ধ ব্যান্ধ স্থান্ধ স্থান্
           common_memory_sex equ @e@ffb
                       docunt
                                                          equ 100
                                                                                        trus contention time teley
 Subroutines
osea
ticket:
                                                                return the next ticket number in
                                                                ; bx
```

```
push ax
repeat test:
       ys, xs rox
                             :set reserve: value
       look kong ak.next
                             ;get tioxet rumber
       test ax.ax
           repeat test : repeat if reserved
       17
                             return next ticket
       TOV bx.ax
       ino av
       ira tio1
                             iskin reserved value
       iro ar
      mov mext.ar
                             lingrement tinket number
tic1:
       ME GOC
       not
                      ; wait for server number to hato
await:
                      the customers tropped manter casses
                      iin tw. In reduce has correction, a
                      :delay is used hetween periodin
                      icheris of the server burger
       Jush ox
agair:
                             :if ticket = server
       omb bx.server
       ie awa2
                             ;continue proposs
                             if not, insert delay
       mov exidential
      ten ox
awa1:
       inz awa1
       imp again
                             icheck server egair
awa2:
       DOD OX
       nat
advance:
                      increment server number to rect
                      ; value
       ind server
                             :server=server-1
       inz adv1
       ind server
                      iskip reserved value
atv1:
      ret
request:
                      ;get a ticket number and wait to ce
                      served
       push es
       push ax
       bush bx
       mov ay,common_memory_sex ;set as to address common
       mov es.ax
                                remory
```

```
hall flozet
                                   Waet ticket muncer
        'all axait
                                   (Walt to be Kervel
        VC 0 0.7
        200
            3.X
        ccc
            20
        ret
 release:
                           ; adv server number of homplettor
                           of read or write operation
        push es
        xs deco
        TOV ax.common_memony_sea ;set es to adiness common
        mov es.ar
                                  :memory
        rall advance
                                  line server number
        onu ay
        Coc
           25
        ret
                       initialize sequencer variables
 initsyno:
        bush es
        orsh ax
        mov ax.common_memory_sea iset as to alaress common
        mov es.ax
                                   ; memory
        mov ax.1
                                   ;server=next=1
        mov server,ax
           next.ax
        TOV
        XE DOG
        000 es
        ret
read ready flaa:
        push es
        oush bx
        mov bx, common_memory_sem ;set es to aitress common
        mov es. bx
                                   ; memory
        mov al, ready flag
        400
            hΧ
        aca
            25
        ret
```

```
clear ready flag:
        bush es
       bush ax
       mov ax, common_memorv_ser ; set es to aidness normon
       mov es. ax
                                  ; mamory
       mov ready_flag, ?
                                  iready flag //
       xs dod
       Job es
       ret
set ready flag:
       bush es
       push ax
       mov ax. common remor/ sex (set es to address common
                                  :memory
       mov es, ax
                                  ireany_fla: 1
       mov ready_flag, 1
       xs dod
       oco es
       net
increment user count:
       push es
       push ax
       mov ax, common memory ser iset as to aidress norman
       mov es, ax
                                  :memory
       add user count, 1
        xs dod
       pop es
       ret
```

```
bush es
                                          push am
                                        mov ax. common_memony_sea (set es to anamess nommor
                                        mov es. ax
                                                                                                                                                                                      :memory
                                        sub user_count, 1
                                        xs ded
                                         000 85
                                        rot
Data
🔹 यह कर को बोर की कर की और भी अह की बोर एह में बोर की बीर को बीर को बीर को बीर को बीर को को की बोर को बीर को बीर को की बोर की बीर को बीर की ब
                                         0582
                                                                                                                             ionly one set of sequencer ration so
                                                                                                                            ;exist in common memory
                                                                                                                             lanceshed via es
                                          ora 5394h
                                                                                 user_court
                                                                                                                                                                     no 1
                                                                                  server
                                                                                                                                                                      rw 1
                                                                                   rext
                                                                                                                                                                      rw 1
                                                                                  ready flaz
                                                                                                                                                                     pb 1
                                          end
```

desperent user noun::

# APPENDING OF "MULTM IS.A ed

```
: Proz Name
             :Multmods.AS&
: Date
              :17 May 1984
: Written by
              :Izzet Percinler
For
              :Thesis
              :Professor Kodres
;Advisor
:Purrose
             :Loads ous address and byte count registers
              and writes to specific I/O conts.
public write ic port
public read in port
public write bar
write_io_tort:
    ; Parameter Passing Specification:
                      entry
                                           exi*
     parameter 1 (port address)
                                       parameter 2 -  <value to be outputted = unchanger</pre>
        dseg
        port address rb 1
        0382
        push br! push si! push dr! push ar
        mov si, [bx]
        mov al. [si]
        mov port address, al
        mcv si, 2[bx]
        rov al, [si]
        mov dl. port address
        mov dh. 00h
            dx, al
        out
```

```
vob ax! sos dx! sou si! wew tr
        n a *
read in port:
   : Parameter Passing Specification
                    entry
                                      erit
   Runanaagea
   : Darameter 2
                (meaningless)
                                  kresister vali
        0502
        bush or! bush si! bush it! bush ax
        rov si. [bx]
        Tov al. [si]
        mov port_address, al
        mov si, Zíbxì
        mov dl. port address
        mov dh. 00h
           al. ix
        in
        mov [si], al
        pop ar! pop dr! pop si! pop bx!
        mpt.
write bar:
   Parameter Passing Specification
   parameter 1 (and only): the address of the data titors to
                        transmitted or received.
        dsea
        e_bar_port
                    eau 9 byh
        h tar port
                  equ 2 bah
        l_bar_port
                    equ
        temp e by e
                    ď
        temp es
                    TW.
                       1
        osea.
        : This module computes a 24 bit address from a 32 bi
        ; address - actually it's a combination of the :S re
        ; and the IP passed via a parameter list.
```

```
bush by! bush ax! bush or! bush es! bish ix! bush si
          mov ax. Ceograh
                                                : normon mamony «
              es.
                     ХÉ
          m \cap V
               temp es, es
           mov
               dx.
                     65
          mov
               si, [bx] ax. [si]
          mov
          mcv
               cl.
                    12
          mov
          shr
               dx, cl
               temp_e_byte. dl
          mov
               dx, temples
          mov
               cl.
          mov
          shl
               dx. cl
               ax, dx
          add
               no_aid
          170
              temp_e_byte
l_bar_cort.al
add 1:
          inc
no add:
          out
               al, ah
          mov
               h_bar_port, al
          out
               al, temp e byte
          mov
              e_bar_port. al
          out
          pob si! pop dx! bob es! bob cx! bob ax! brb cx
          ret
```

end

# APPENDIX I THE MODULE LISTING OF "GMACCESS.FEG

```
:Prog Name
                :cmaccess.adf
:Date
                :19 May 1984
thritten by
                :Izzet Percipler
For
                :Thesis
:Advisor
                :Professor Yodres
: Puroose
                :Moves data from local memory to common
                 memory until data tytes are expansion.
public move to or
outlic move to lm
rove to om:
: Module Interface Specification:
                                     exit
               entry
; parameter 1     from (local memory)
                                     unchanged
; parameter 2
               to (common memory)
                                     uncharsed
; parameter 3 number bytes
                                      unchangei
; Parameters 1 and 2 are offsets only
              25
       push
       push
              CX
       push
               X. b
       push
              Хď
       push
              si
              di
       push
       M O V
               si,
                   [bx]
                   [si]
               si,
                         ; si contains parameter 1
       MOV
                   2[bx]
               di.
       MOV
               di.
                   [di] ; di contains parameter 2
       mov
                   4 [bx]
       mov
               bx.
```

```
(bx) (cx contains the number of cytes
        ^{-}0^{-}V
                 CX.
                      29222h
                 ax.
        V CIT
                 05.
        mav
                      a v
                             : move data until or = 2
        # over
mpb
        GOG
                 đi
        aca
                 si
        COC
                D.Y
                 a z
        Cod
                 CX
        geg
                 e 5
        gog
        ret
move to lm:
; Module Interface Specification:
;
                entry
                                           exit
: parameter 1 from (common memory)
                                           uncharged
; parameter 2
                 to (local memory) unchanged
: parameter 3 number bytes
                                           unchanged
 Parameters 1 and 2 are offsets only
                 ds
        push
        บนรท
                 CX
        push
                 X S
        Dush
                 рх
        push
                 si
                 di
        push
                 si,
        m o v
                      [xd]
                 si.
                      [si]
        m o v
                            ; si contains parameter 1 from
                      2 [bx]
                 di.
        mov
                 di.
                      [di]
                            ; di contains parameter 2 - to -
        mov
                      4 [bx]
        MOV
                 DX.
                      [bx] ; cx contains the number of cytes
        MOA
                 CX.
        mov
                 ax.
                      2e272h
        m \circ v
                 15.
                      аX
        movsb
                             ; move data until cx = \emptyset
rep
                 1i
        ded
        apa
                 si
        pop
                 рχ
        gog
                 ax
        gog
                 CX
        pop
                 d s
        ret
```

# APPENDIX E THE MODULE LISTING OF "INTERAPT. ARA

```
:Prog Name
                     :Interrpt.a86
                     :19 May 1984
Date
                     :Izzet Percinler
:Written by
For
                      :Thesis
;Advisor
                      :Professor Hodres
; Purpose
                      :Provides the initialization of "FD
                      interrupts, and it enables as a
                      disables OPU interriors.
public initialize cou interrupts
public enable_cpu_interrupts
public disable cou interrupts
extro hl interrupt bandler : far
initialize cpu interrupts:
    ; Module Interface Specification:
   ; Caller: Etnertest(PL/I) Procedure
   ; Parameters: NONE
    initmodule oseg common
              org 114h
              int5_offset rw 1
int5_segment rw 1
              0522
              push bx
              push ax
              mov bx. offset interrupt handler
              mor ax, @
               push ds
              mov ds, ax
              mov as:int5_offset, bx
              mov hx, cs
              mov ds:int5_segment, ox
               pop ds
```

```
ret
enable ctu internupts:
     : Module Interface Specification:
     ; Caller: Ethertest(PL/I) Pronearre
     : Parameters: NCNE
               sti
               ret
insable obu interrupts:
     : Module Interface Specification:
          Caller:
                         Fthertest(PI/I) Procedura
          Parameters: none
               cli
               ret
interrupt handler:
               ; IP, CS, and flags are already or stack; save all other registers
               push ax
               bush bx
               push cx
               push dx
               push si
               push di
               bush bo
               push ds
```

xs dod xd dod

sti

```
pash es

call fl_interrupt_handler inian level solone of time

:In Ethertest Module PI/.

; restore rewisters

pop es

pop bp

pop di

pop dx

pop dx

pop bx

pop ax

sti
iret
```

era

### apprant; F

### THE MODULE LISTING OF "MIRRLALDOW"

greplace

17:

#### I/O port addresses

These values are specific to the use of the IGIF-L NI3010 MULTIBUS to ETHEFNET interface bears. Any change to the I/O port address of '00b0' new cirry so with a switch) will require a change to these appressing reflect that change.

command\_remisterby (b) (4, command\_status\_remisterby (b) (4, transmit\_data\_remistertransmit\_data\_remisterby (c2) c4, interrupt\_enable\_remisterinterrupt\_enable\_remisterby (c2) c4, high\_byte\_count\_remlow\_byte\_count\_remby (c4)

- /\* end of I/O port addresses \*/
- /\* end register values \*/
- /\* Command Function Codes \*/

module\_interface\_loopback Dy (11 :4. . 40'SS' VE internal loopback 1731:4. clear loopback by '29' 04. go\_offline go online by 'Ce'54. by 'Ma' b4. onboard diagnostic '2ª'r4, load\_transmit\_data рУ load and send by 129 b4. tv (33) t4: reset

/\* end Command Function Codes \*/

#### APPENDIX G

### THE MODULE DISTING OF 'SENCIES PILL'

remote6: procedure options (main ;

15: Date : 15 May 1984

Programmer : Izzet Percinler

Module Function: This module is designed to seri

and receive backets via E. G. N. C. to act as a histant host to the

the multi-user CP/M system.

DECLARE

1 transmit data block statio.

```
2 destination_address_a bit (8) initial (765/b4).
               ----> ※ /
               */
/ :::
                         2 destination address o
   assigned
1:4
                             tit (8) initial (17 t4),
       bv
               ---->*/
     XFEOX
17:
               # /
                         2 destination address c
                             bit (8) initial (721'bar.
120
               ----> \ /
                         2 destination address d
                             cit (名)initial (「夜夜」:41.
152
               ----\*/
               † **/
                        2 destination andress &
17
   assigned
1 %
                             bit &) . /* must relassigner *
               ----> # /
      bv
    INTERLAN
13:
               +/
                        2 destination address f
14:
               ---->*/
                             bit 8) . /* must be assigned
                         2 type field a
```

bit .8) , /\* must be assigned \*

2 type field b

bit (8) initial (100 b4),

2 data

onar (239) varving,

1 receive data clock.

2 frame status bi: (=). 2 null byte bit (=) . 2 frame length 1st tit (=) ,

```
2 frame lenath msb
                                    tit
           2 destination_adiress_a | hit
           2 destination address t
           2 destination[address] o bit
           2 destination address i cit
           2 destination_address_e
                                   cit well
           2 destination address for cit
                                    bit
           2 source address a
           2 source address :
                                    bit
                                         and |
           2 source address o
                                    51 t
                                         2 1
           2 source address d
                                    cit
                                         -- )
           2 source address e
                                         → }
           2 source_adiress[f
           2 type field a
           2 type field c
2 data (23%)
                                    0:35 -
           2 ore msp
                                    511
           2 ord upper middle byte bit
           2 crollower mildle byte bit let .
           2 ard 1sh
                                    mit of.
       originator bit (a).
       rovd packet type bit 8) .
       noby ie_resister bit (b) .
       (1.5, \kappa) fixed bin (15).
       reg value bit (8) .
       operation bit (8) ,
       80) char 1) static initial -4/-1,
porder
       /* Modules external to this module *
       write in port entry but he lost of
       read_io_port entry bit B) , wit B
       initialize_opu_interripts entry.
       enable_opu_ir errupts
                                     ortri,
       disable dou interrupts
                                     entry.
       write bar entry (pointer);
       /* end module listing %/
```

#replace
/\* codes specific to the Intel 8259a Programmable

```
Interrupt Controller FIC **
                                               ty forfitt,
                    low1 port address
    note that % / iow2_port_animess iow2,iow4, % / iow4_port_animess
                                               07 '02'04.
                                               07 '02'04.
125
   iow2,iow4, %/
1:4
    and bow #/ bow_port_address /* use same #/
                                               31 102104.
        /* port agdr */
                       /* note: icw == initialization
                                         control
                                         Wort
                                    DOM ==> Obecsiconer
                                             ocmmara
                                             WOLI
                                               t/ 10/14.
                          icv1
                       /# single PIO configuration, en-
                          triggered input
                          icy2
                                               07 40 16,
                /* most significant tits of vectoring
                              byte; for an interrupt c.
                          the effective address will re
                        (low2 + interrupt =) % 4 which
                             will be (42 tex + p) = 4 =
                                114 nex
                                              by '/f'b4,
                    10%4
                         /M automatic end of interput:
                         and buffered mode/raster : "
                                              DV (98 04.
                    OCWI
                     /* unmask interrupt 5
                         mask all others
                            /# end 8259a codes #/
                                              ty 'z',
                    clearscreen
                                              by '30'04,
                    clustera
                                              by '01'b4,
                    cluster1
                                                 105 b4,
                    7115
                                              CY
                                              by '22'b4.
                    await_packet
packet_received
                                              by '21'b4.
                                              ov '21'54;
                    message_type
```

/% include constants specific to the NI3%1?

hhard Minclude (ni3010.acl); /# Main Body #/ put list (clearscreer); put skip; put enit ((border /i) do i = 1 to e/ / a -: oberation = await packat; call read ic wort 'normand status remister.men va. - 3 call initialize pic: call initialize opu interrupts: call perform command (go online); copy ie register = receive block available: call system\_process; call verform\_command (reset);
put skip (3); but edit ((border (i) ac i = 1 to e?)) al; put skip (2); /\* end rain body \*/ initialize pic: procedure; DFCLAFF write io port entry bit E), sit; call write io port linw1 port address, invl : call write is port 'icw2 cort alaress, ina. if call write io port view4 port andress, iow4 /; call write io port locw port, address.ocwie; end initialize pic;

```
read in port
                                    entry
                                          cit
                                               = 1 /:
                                           bit
                       /* end declarations */
                      srf = '0'b4:
             call write_io_port 'commard_register.comma:: :
               do while ' srf \delta '/1 ' \delta4) = ' \delta ' \delta4;
                  call read to port winterrupt status ray.
                                                     5 :: :
               end: /* do while */
               call read to bort command_status_memister.
                                  reg value):
               if (reg value > '01'b4) then
               do;
               /* not (SUCCESS or SUCCESS with detries : 1)
          put skip edit ( '*** ETHERNET Board Failure *** '
                                            1001/251,all
                             stop:
                       end; /# itd %/
               erd perform command;
transmit packet: procedure icluster, tacket true
                            external:
                   DECLARE
                            cluster bi: 'c/ .
                            packet_type tit = .
                            srf bit (8).
                            reg value bit (8) .
                            write io port entry (rit 3)
                                                     61 ).
                            read_io_bort entry | bit
                                                bit (3) ).
                       erable opu interrupts
                                                    entry.
                       disable obu interrupts
                                                    entry,
```

resovable sit + .

write is tort entry tit e. .

srf cit Er,

```
/# begin #/
                   call disable opu interrupts:
           in while (copy ie register = transmit ima dese
                     copy ie register = meneive ima done :
                   call enable opu interrupts:
           do while (corv ie register = transmit ame arm-
                     onby is register = receive and aproli
                     erd:
                     call disable cou interrupts:
                   erd:
              copy ie register = disable mi3010 interp.....
              ball write in port interrupt enable regions.
                                disable mi3/1/ interrouts ;
                   srf = '2'54;
                   if (cluster = cluster?) ther
                   do:
        transmit_data block.destination address e = 125'c::
        transmit_data_block.nestination_adiress f = 'eg'ret
                   enā;
                   else /* cluster = cluster1 %/
                   10:
        transmit_data block.destination address = = '?;':4:
        transmit_data_block.destination_address f = 'da'ra:
                   erd; /* else do */
                   if (panket type = message type) then
           transmit data block.type fielt a = message typo:
                call write bar .addr(transmit_data_block of
call write_io_port(sigh_tyte_count_reg, 2 ti); /*246 tytes
             hall write in portilew byte hount realisticant
                   copy ie resister = transmit dma done;
              call write io port (interrupt enable register.
                                       transmit dma domes:
                   call enable cpu interrupts;
           do while (copy_ie_register = transmit_dma_done);
                       /* loop until the interrupt manaler
                          takes care of the TDD interrupt -
                             it sets IF REG to 4 */
                   call write io port(command_register.
                                       load and send);
                   do while (-srf S (01) + 0) = (00) + (00)
              call read io port interrupt status rea, srf);
```

```
call read to port command status register, reg value :
              etd transmit packet;
HL interrupt handler: procedure external;
               /# This routine is called from the low level
                ade6 assembly language interrupt nontire a
                   DECLARE
                            write_io_port_entry__nr = 4
                            read io port entry . hit
                                                210 -1 1,
                                                   en.,
                       enable cou interrupts
                                               ertri.
                       disable ofu interrupts
                            write bar entry bointer :
                   /* oegin */
                   call disable cou interrupts:
              call write io port(interrupt enable registe).
disable ni3/1/ interrupts :
            if (copy ie register = receive block available)
                   then do;
                 call write tar [addr/receive_data_ricca+ }
78 262 bytes #/
            hall write io port bish byte count res. 71 1: :
            call write_io_port(low_byte count res, '4's- :
                        /* initiate receive DM: */
                       copy le register = receive ima done:
              call write io port(interrupt eratle register,
                                         receive ina ione:
                   end; /* do */
                   else
              if (copy legregister = receive_ima_done, then
                        do;
                             operation = packet received;
             copy ie register = receive block available:
             call write io port interrupt enable register.
                                 receive_block_available):
                        end;
                             /W if them do W/
```

end: /\* do while \*

```
call write io port interrupt enable register.
                                receive block available :
                       erd; /% if then do %/
              end FL interrupt handler;
system process: procedure;
              DECLARE
                      o pointer.
              convert to binary fixed bin 171 bases to.
                      tvar char (40) varying.
                      i fixed bin (15).
              write io fort entry (olt (a) .olt -: ::
               copy ie register = receive block available;
           call write to port interrupt enable register.
                               receive block available :
     Dut skip list ('AWAITING NETWORK COMMUNICATIONS ...
              put skip;
              do while ('1'b);
                if (operation = packet received, then
                          call disable obu interrupts;
       if (receive data block.type field a = message type
                          then do:
                         rovi panket type = message type:
             originator = receive data block. type field s:
                out skip 3) ellt ('Terminal ', prizinaton.
                       sent the following ressage: ',
                                           -a.r4 21.a :
                              i = 2:
                   p = addr receive data block.iata 1.);
                 do while (i <= (convert to binary + 1));
              out edit (receive data block.data'i); a 1 ;;
                                1 = 1 + 1;
                              end;
```

else

then do:

if copy le register = transmit\_ama\_iore

copy le register = receive block available:

transmit data block.type field b = mds;

```
if originator = '71'c4 originator = 22 c4
  foriginator = 103 t4 originator =
                                         -4 ' 7 1
                        then
                        do;
                    if originator = '21'c4" then
         tvar = 'Terminal 1 message was received!';
                    0150
                     if voriginator = '72'o4 tren
         tvar = 'Terminal 2 message was receivei!';
                      if toriginator = (23)^{\circ}t4, then
                'Terminal 3 message was rejerted!':
                      if || originator = || (4/c4)| then
         tvar = 'Terminal 4 message was received!';
                    rarsmit data block.data = 'van:
                        ond:
                        operation = await tanket:
                end;
                call enable opu interrupts;
         put skip(2) list ("esponse ISSUEI !!!" :
hall transmit backet cluster?, rovd banket tyre :
           ena;
        end: /# do wrile forever %/
and system process;
```

end; /\* procedure remote5 \*/

# APPINDIX H

## THE MODULE LISTING ME "BENOD.FEI"

rāmod: procedure options - main);

/ 芣 Date: 15 May 1984

Programmer:

Izzet Percirler

Module Function: This notule is designed to see and receive carkers of - 3 3 % to act as a distant gion to the

the multi-usen CP/M system.

DECLARE

transmit data clock static.

17: ---->\*/ 1 2/4 1:6 assigned 12% ъv ----> 55 / 1 75/ 12 XFRGX / :: ---->\*:/ 12: ---- > %: / ! \*/ 1: assigned 125 ----> %: / νď \* / 1: INTERLAN 15 ----\*ギ/

2 destination\_address\_a tit (A) initial 122164 . 2 destination address h bit (8) initial Proving . 2 destination address o tit (8) initial 771 fr4 .

2 destination\_address\_d bit (8):hittal \?30'(4 . 2 destination address o

tit 8) , 7% mist te assign-2 destination address f

bit (8) , /# must be assisted 2 type field a bit (A) . /\* must be assigned to

2 type\_field\_b bīt (8) Initial (23 c4).

2 data

char (238) varying,

1 receive data block,

2 frame status 2 mull byte

bit a. ci: =) .

```
2
               destination address a
                                        h = =
                                             ₩ ,
             2 destination aidress t
                                        c i *
             2 destination_adaress o
                                        7. - -
               destination address d
                                        . . .
             2 destination address e
                                        h : =
             2 destination address f
             2 source_address_a
                                        5 : t
             2 source address b
                                        tit
                                        15.8 1
             2 source address c
             2 source address
             2 source[address]e
             2 source address t
                                        01 -
             2 type_fieli_a
                                        61:
             2 type field b
             2 data (238)
                                        char.1
             2 cro msb
                                        01:
             2 ord_upper_middle byte 2 ord_lower_middle_byte
                                        : 1 1
                                        7: -
             2 ord lst
                                        111 -
        criginator bit (a),
        rovd_packet_type bit (%) ,
        copy_ie_register bit 8) .
        (i.j.k) fixed tin (15).
        reg value tit (8) .
        operation bit (=) .
border (80) char (1) static initial (22)/-/.
        1:
             Modules external to this module -
        write io port entry (bit (3)
                                      · t: : - ' 1.
        read_To_port entry (bit (A)
                                       .cit ~'
        initialize opu interrupts
                                        ediry,
        enable opu interrupts
                                       antr:.
        disable one interrupts
                                        entry.
        write bar entry (pointer);
        /* end module listing */
```

frame\_length\_lsc frame\_length\_mst

011

```
Areplace
/# godes specific to the Intel E269a Programmacle
                  Interrupt Controller PIC) 37
                                            by 'ca't+.
                 icw1_port_address
/% note that */ icw2[port]address
/* icw2.icw4.*/ icw4[port]address
                                            by 'c2'b4.
                                            67 (62/64)
/* and oow */ oow_port_address
                                             br (c2/t4.
    /* use same */
     /* port aid: */
                     /* rote: icw ==> initialization
                                       control
                                       WHIT
                               oow ==> openations?
                                       esmmani
                                       WOII
                                             ov '13 '-4.
                       10W1
                   /* single PIC configuration, size
                         triggered input
                                             t/ '43'c4.
                  1082
                /* most significant bits of vectoring
                        byte; for an interrupt \sigma, the effective andress will \tau
                       (icw2 + interrupt =) % 4 wrigh
                           will be 42 hex + 5) % 4 =
                                114 bex
                                             ov '35' c4,
                   10W4
                        /% automatic end of interrot
                       and buffered mode/master w.
                                            C/ 'PP' 04.
                   ocw1
                   /* unmask interrubt 5 /bit colera
                      mask all others
                       /* end 8259a codes */
                                         by 'z',
ty '20'64.
                   clearscreen
                   cluster2
                                         by '71'54.
                   cluster1
                                         by '35'b4.
                  mds
                                             139 64.
                   await backet
                                         Υď
                                         hy '31'54.
                  packet_received
                                         by '31'b4;
                   message type
```

```
/* include constants suecific to the VIB/1/
            board
               minolude (ri3018.dol);
/* Main Body */
       put list (clearscreen);
       put skip;
       put edit ((border i) i) i = 1 to =200 a :
       operation = await packet;
   call initialize opu interrupts;
       call perform command (so online);
       copy ie register = reneive block available:
       call system process;
       call perform command (reset):
       put skip '3);
       put edit ((border (i) do i = 1 to 27)) al:
       pu+ skip (2);
      /* end main tody */
initialize pic: procedure;
         DECLARE
              write io port entry but (c) . rite':
            call write_io_port (icw1_port_adaress.icw1 ;
            call write io bont (icw2 port aidres-.icx2):
            call write ic port licw4 port algress.iow4 \;
            call write in port oncw port address, now1 :
            end initialize pic;
perform command:
                        procedure (command):
            DECLARE
```

```
reg value bit a. .
                           srf bit (a) ,
                         write io port entry oit -
                                           bit 8
                         read_io_cort entry cit (e
                                           tit El Wi
                    /* end declarations */
                    srf = '0't4;
           call read to port (interrupt states res.
                    end; /* do while */
             call read io port (nommani, status, register.
                    res_value > '%1'c4\) then
                    10;
             /* not (SUCCESS or SUCCESS with Retrieval W/
         put skip edit ( **** ETHEFNET Board Failure ******
                                      1001/351.21;
                          stop;
                    end: /* itd */
             end perform cormand;
transmit_packet: procedure cluster, packet tyte.
                        external;
             DECLARE
                         cluster bit (8)
                         packet type bit 'B' .
                        srf bit (8),
                         reg value bit (8).
                         write_io_port entry (sit .3) .
                                           bit 3) ),
                       read_ic_port entry
                                          , bit (A) .
                    enable_obu_interrupts
                                              entry,
                    disable opa interrupts
                                              entry,
```

command oit by ,

```
/* begin */
                    call disable cou interruots:
            do while (copy ie register = transmit ima non-
                      copy ie register = reneive dua dorn :
                        oall enable_opu_interrupts:
           do while \nony ie register = transmit ama and .
                      copy ie register = receive has irr-;
                        call disable obu_interrusts;
                    end:
              copy ie register = disable mi321/ interracist
             call write io port(interrupt enable register. disable ni3010 interrupts:
                    srf = (g'r4;
                   if (cluster = cluster?) than
                   do;
       transmit_data_block.destination_address = '//'::
        transmit[data]block.destination[address]: = '%a'-1;
                   erd;
                    else /* cluster = cluster1 *'
        transmit data block.destination address \epsilon = (2.101)
        transmit_data_block.destination_address : = 'da'n1:
                    end; /# else lo */
                    if (packet_type = messede_type, tof.
           transmit data block.type field a = message ty, =:
                call write bar (addr(transmit_fata_three)
call write_ic_port(high_byte_count_res.'?'b4);/*24& ty:=:**
            call write io port interrupt erable register,
                                       transmit ima ilme):
                    call enable opu interrupts;
           do while (copy_ie_register = transmit dma dore);
                      /* loop until the interrupt handler
                 end:
                          takes care of the TDD interrupt -
                             it sets IE REG to 4 */
                  call write_io_port command_register,
                                       load and senil;
                   do while ('srf & '01'b4) = '70'b4);
              call read to port(interrupt status reg. srf);
```

```
end: /* do while */
     dall read io port command_status;register.reg value()
              end transmit packet;
HL interrupt handler: procedure external:
              /* This routine is called from the low level
               8286 assembly larguage intermed nouting
                   DECLASE
                           write io port entry bit " ,
                            read_io_port entry cit ....
                       enable cou interruots
                       disable_opu_interrupts
                           write par entry 'point'. "
                   /# begin #/
                   call disable obu interrupts;
             call write_io_port.interrupt_enable_resister.
disable_ni3012_interrupts :
           if (copy ie register = receive block availar =
                   then do;
                call write bar 'addr(receive data block :
/* 260 bytes */
           hall write_io_port high_byte hourt rea, 'hi'n4 ;
            call write in part, low byte count reg, 24'th:
                        /* initiate receive DNA */
                      copy le register = receil/ ina innet
             call write io port interrupt enable realister.
                                       receive dra dano:;
                   end; /* do */
                   else
            if (copy_ie_register = receive dma done) then
                             operation = panket received;
             copy ie register = receive block available:
             call write_io_port interrupt enable_register.
                                receive block available);
                        end; /* if then do */
```

```
copy ie register = renalve those available:
            call write in port interrupt epable register.
                               receive blook available:
                      end: /* if them do *
             erd EL interrupt handler;
system process: procedure;
              DECLARE
                     p pointer,
              convert to binary fired bin '7) bases on.
                     tvar char (49) varvirg,
                     i fixed bin (18).
              write_io_port entry (bit 8) .bit - -;
              copy ie register = receive blonk availants:
           put skip list ('Awalting METWORK COMMUNICATIONS...'
              out skip;
              originator = '20'b4;
              do while ('1's);
                 if (operation = packet medainer then
                     do:
                         call disable obu internunts:
      if 'receive data block.type field a = message type
                         then do;
                     rovd banket type = message true:
  if originator = receive_data_block.tyce_field_r. sc. s
                     do:
            originator = receive data block.type fielt b:
               put skip(3) edit ('Terminal', originator,
                          sent the following mussage:
                                           a.54'21,a);
                  p = addr (receive data block.data(1));
                 do while (i <= (convert_to birary + 1);;
             put edit (receive data block.data'i)) a 1));
                               i = i + 1;
                             end:
                     end; /* if then do */
```

else

·her do:

if copy is redister = transmit\_ime\_tone

```
transmit data_block.type_field b = mts;
if coriginator = '21'04' originator = '11'04
 | originator = '83'h4 | originator = '74'b4
                    ther
                    do;
                if originator = 1/11/04 then
   tvar = 'Terminal 1 message was renaiver!';
                else
                  if (originator = 1991si the
          Terminal 2 message was negotived!
                  of fortgrator = (7.6%; orange)
     twar = 'Merminal & message was recolded! :
                  of originator = 134 st mean
     tvar = 'Terminal & message was reneiged';
                transmit data clock.data = 10 %
                    end;
                    operation = await parket:
           end;
           call enable opu interrupts;
           call transmit packetuplistand, room,
       end;
   end; /* do while forever */
```

end system\_process;

erd: /\* procedure r5mod \*/

### APPENDIX I

# THE MODULE DISTING OF "ETHER. ARE"

```
:Prog Name
                  :Ether.a8A
:Date
                   :25 May 1964
                   :Izzet Percinler
:Written by
For
                   :Thesis
; Advisor
                   :Professor Loares
                   :Feinitializes common memory to the tiers
Purpose
                   at which the first user of the Ethernat
                   services will now do a full reinitializar.
                    of synchrorization variables are als flic
                    the MISSIC toard on line.
```

cseg

mov bx. @e000h

mov es. bx

mov enetstart. 0

mov dl. 0

int de0h

esez

ora 5366h

eretstart rb 1

end

# APPENDIT

## THE MODULE LISTING OF "ISTRIBUTED OF

tstether: procedure options main);

Module Function:

/\* Date: 1 June 1984

Programmer: Izzet Percinlan

This module is a modified wersion of remote. The is designed to for other as a test program of the large communications softwar to demonstrate and aralyze the speed of data transferred

Fthernet.

#### DECLARE

transmit\_data\_block static,

2 destination\_address\_a

bit (8) initial (121.41,

2 nestination\_adlress c
 bit (b)initial (71'the.

2 destination\_address\_d bit (0)initial (1201c4),

2 destination\_address\_e bit (8) .

2 destination\_address\_f bit (8) .

2 type\_field\_a bit (8).

2 data char (238) varying .

1 receive\_data\_block.

```
2 frame length isb
2 frame length rsb
                                     : i -
             destination andress a
            2 destination_address_c
                                     71 5
            2 destination address o
            2 destination[aidress]i
            2 destination address e
                                     :1:
            2 destination address f
                                     F ; +
            2 source address a
                                     1: *
            2 source[address[b]
           2 source_address_c
            2 source address 1
            2 source address =
             source_address_f
             type_field_a
                                     m = +
           2 type[fiels]b
           2 data (238)
                                    0030
                                     71.
            Dorn mst
            2 oro[upper_middle_byte
           2 orollower_middle_tyte
2 orolls:
                                     To do no
      tvar char "27+" varyira.
       terminal_service bit (a).
       packet type bit (8) .
      copy_ie_resister bit E)
      (1,j,k) fixei tit .15).
      reg_value bi* (8) .
border (ER) char 1) static initial
      enet_init_char (4),
      user count bit (8).
      write_io_port entry bit = . fit = ...
      read io bort entry but a. tit a.
      move_to_lm entry (bit(16),.oirter.
                             fix-i cin in
      movestoscom entry (pointer, sit 18).
                            fixed tin 15 ...
      initialize_cou_interructs
                                     20077
      enable opu interrupts
                                     entry,
      disable_obu_interrurts
      clear realy flaz
                                     entry,
      initsync
                                     eatry,
      set_ready_flag
                                     ertry.
      increment_user_count
                                     entry.
      decrement_"ser_count
                                     erthy,
      write bar entry (bit(16);
```

frame status

2 null tyte

::-

## \*replace

```
/# codes specific to the Intel Akila Prowrences
                    Interpurt Controller 313
                        inw1 port address to clice.
     /# note that */ icwk[tont] adiness of halfor.
/* icw2,icw4,*/ icw4_port[adapess by [nl]].
                       /* and ocw */
     /* use same */
     /* port addr */
                     /* rota: icw ==> initialization
                                        control
                                        WOTE
                               pov ==> operational
                                        Compard
Worl
                                          ov (16/t4)
                        1 C V 1
                    /* simple PIC configuration, education
                          triggered input
                                             73 (4 (54)
                        1042
               /# most significant bits of ventoring
                        byte; for an interrupt \ell, the effective address k 11 \ell
                        iow2 + interrupt = 1 2 4 vnl/c
                           will be (42 hex + 5 P 4 -
                              114 hex
                                              by ''' 04,
                         icw4
                        /* automatic era of interrupt and buffered mode/master */
                                             by '9:' 14.
                         ocw1
```

```
/W unmask interpulpt boots board
                          d bit 6% mask all others %/
                            /W end 8259a notes W/
                            oluster
                                             57 112 54.
                            oluster1
                            terminal 1
                       message tybe
                      terminal service request
                       await eret access
                            gomblete
                            injurnaress
                            not ready
  /# 4DM+3a specific #/
                            clearscreen
                          addr_rov_pat_or
addr_xrit_bat_or
                                           By 15379194.
                                           cy for the.
                          status_aidr
                                           oy (n3/4):4:
                         count addr
              /* include constants specific to the William
               toard
                  Minclite (mi3010.dcl):
/* Main Body */
         put list (olearsoreen);
         put skip:
         but skip (2);
        call initialize_pic;
call initialize_opu_interrupts;
         terminal service = await enet access;
     call move to im(enet status_aidr, addr enet init). 4 :
         if (enet_init ~= 'enet') then
        10;
          user count = '00'b4:
          enet_init = 'enet':
      call move to cm (addr(enet_init),enet_status_adar,4";
     call move_to_nm (addr(user_count). user_count_addr.1:
     call read in port "command_status_register.reg_value ;
          call perform_command (reset);
     call read to port Thompand status register, reg value);
```

```
pall perform command go online :
                                   hall olean heady flant
                                   hall initsynn;
                             pra:
                             hall increment user count;
                              noby is register = reneive block available:
                             call user process;
                             hall write_in_wort.com/yort_andress, 'bf'r4 :
/W necessary actually only for iBEC1 as teschibed in Pennich
thests #/
                             hall represent user count: /2 on way out an
                             put skip (3);
                              put edit ((border i) 10 i = 1 to = 2 ) e ;
                              Dit 571 - 2);
                       /" erd main body %/
initialize pio: procedure;
                                      DECLARE
                                                              write io cont entry cit .e. . tit - :
                                               call write io port riewl port address, ink. ;
                                               call write[in]port (iowk[port]acornss.iov1);
                                               call write_io_bont ticw4_tont_address.icv+ ;
                                               call write is port one portlandness, owl :
                                               end initialize pin:
ুৰ্ভালিক কৰিবলৈ বুলুক্তিক বিভালিক বিভা
                                               perform commard:
                                                                                                                      procedura command :
                                                                       DECLASE
                                                                                              cormand oit 's) .
                                                                                               reg value bit (5).
                                                                                               srf bit (8) .
                                                                                      write io port entry stit e
                                                                                                                                    rit (5) ).
                                                                                      read_io_port entry cit
                                                                                                                                    bit 0/41 /;
                                                                       /* end deplarations */
```

```
hall head_ip_tont winternupty status_rea.
                                                                                                     end: /# do while %/
                                                                   call read io tor: (normari_s'atus_register.
                                                                                                                                                                                                       rea_value :
                                                                                                    if (respective > 'P1't4) then
                                                                   /* not a SUCCESS or SUCCESS with Errores' "
                                             but skip edit (*** PTREENET Brand Publick Nobin
                                                                                                    stoy;
end: /* it! */
                                                                 end perform command;
ুতিৰ বালিয়াৰ বালিয়াৰ বালিয়াল বালিয়ালয় বালিয়াল বালিয়
                                                               transmit_backet: procedure external:
                                                                                    DECLAPE
                                                                                                                         spf bit 'F',
                                                                                                                          reg value ti: al .
                                                                                                                         write_io_port entry
                                                                                                                         readjabjbort entry cit
                                                                                                    enable bou interruits
```

/\* besin \*/
 call disable\_nou\_internutts;
do while (copy\_ie\_register = transmit\_tra\_done)

disable\_opu interripts

write bar entry (i. 10));

```
copy_le_meals*en = meneive_ina_i.s= 1
            call erable_opupint=rrupts:

co while ropy_i=_remister a inarshir respects
                    copy_ie_resister = reneive_dra_drare.;
end;
                     dall disable_coulinterrunts;
             dell write in wort interpublichable register.
                             disable_mi3010 interrupts :
call write_io_cortunterrupt_enable_mas.crest.
                                   trarsmit on a record to
                 dall enable opu interpubis:
          do while (only_is remister a transmit and out a
               end: /# loop until the internuct martler takes care of the CDD internuct -
                          it sets IN TEG to 4 %/
                 hall write, io, port command, register,
                 loai_ant sent :
do while = srf % (21'c4) = 1 2'c4';
             call read io_wort-interrupt; status_rer. srd ;
                 end: /* to while */
     call read io port/cormand status rewister, reg val. :
             ind transmit packet;
HL interrupt handler: procedure external;
             /* This routibe is called from the low Yevel
              8786 assembly language interrupt relative 87
                 DECLARE
                          write_ic_port entry (it 3)
                                             pit ell.
                          enable_cru_interrupts
                                                ertry.
                     disable_cou_interrupts
                                               entry,
```

```
write car entry cit ic !:
                                             /# begin #/
                                    if | terminal service = in progress | then
                             if (copy is register = receive_block_availarle
                                              ther io;
                                 call write in port interrupt enable register.
                                                                            disable hi3012 intermints :
                                                               dall write par 'adir inv motion :
/# 260 bytes #/
                             call white io port/high byte court hea. (11'h.);
                               call write_io_pert low[byte_count[res, 786's: ;
                                                          /# initiate reneive Dys #/
                                                       copy is resister = receive ina icho;
                                 call write_io_port(interrupt =racle resis . r.
                                                                                                   receive dra to: :
                                             eri; /# do #/
                                             e15e
                               if (copy_ie_register = reneive_ina_done, the:
                                                                     hall set meany flag;
                                    /# informs a terminal trat data is now w
                               copy ie register = receive_clock_avai.acle:
                               hall write in port/interrupt enable register.
                                                                                reneive blook_available :
                                                          end: /W if then to 4/
                                             0750
                                         if (copy is_resister = thansmit_that the
                                                          then do;
                                    onpy ie register = receive block available;
                               call write to pert interrupt enable register.
                                                                               receive block available :
                                                          erd: /# if them do % '
                                         end:
                                  end HL interrurt handler;
\sqrt{x} is the first of x o
```

114

user process: procedure ;

```
p pointer.
      convert_to_pinary fixed tin 7 tased to .
              terminal bit (2).
              packet type bit (8),
              cluster bit (8).
              (i,i,k) fixed bin 15),
              service response char -1/- varyira.
              destination response char 3 ,
              move to In Entry bit-16 .cointer.
                                fixed by: 160
                               pointer, sit is
              move to om entry
                                fixed cin lot.
              data bit A' static into 1970;
         melease entry.
              clear ready flag entry:
      i = ? ;
      out skip list 'Perminal number: '.; o
      get edit (terminal) (04/2):
      transmit lata block.type field o = permiss.t
      service response = 'continue';
      put skip:
      do while ('1't);
transmit data block.destination address e = 1/2 nat
transmit data block.destination address f = 1/3/r4:
   transmit data bloom.type field a = mossage type:
                 tvar = 'Data packet sen' (
                 transmit_data_tlook.iata = tyan:
     /* now must get the right to use the EDER COL
         resource multiplexed among all users.
         In reality the limited resource is the
      transmit panket temulate in common mamon, w.
       call request: /* Intel 8286 assembly larm.
                        routine - will look inset.
                          until my service purcer
                           is reached
                 do while (1<5/);
                    data = not ready;
                    i = i + 1;
                   terminal service = in_progress;
   /* my turn!!! So, write the transmit backet
   to the template in common memory #/
    call move to om 'addr(transmit data block).
                              addr xmit but om.
```

247 : call transmit warret; oo while (tata = not heary : data = read ready flag; /# 8236 routine that resis flag which ETFERVED communications handler sens to one when late is available \*/ end; /\* data is ready in common memor/ remote host has responded; go get tate 4/ 26. call clear ready flas: end: i = 0; put edit ('A') (a 1); . terminal service = complete: call release; /\* allows next user to be service: \*/ /# display response on OHT # /# get type field to to determine what how is trying to communicate with this terminal and then create an appropriate response 41 erd: /# do while #/

end; /# do while #/
end: /# usem\_process #/
end: /# procedure tstether #/

#### LIST OF REFERENCES

- 1. Perry, M. L., <u>logic Design of a Shared Disk System in a Multi-Micro Computer Environment</u>, M. S. Thesis, Naval Postgraduate School, June 1953
- Candalor, M. B. , <u>Alteration of the CP/M-36 Cherating System</u>, M. S. Thesis, Naval Postgraduate School, Jine 1983
- 3. Clark, D.D., Pogran, K.T., Reed, D.P. "An Introduction to Local Area Networks" <u>Tutorial Local Computer Networks</u>, 1981
- 4. Metcalfe, R. , Boggs, D. , "Ethernet: Distributel Packet Switching for Local Area Metworks" , Communications of ACM, July 1976
- 5. Xerox Corporation, <u>The Ethernet A Local Alea Network: Data Link Laver and Physical laver Specifications, version 2.0</u>, November, 1982
- 6. Shoch J. F., Dalal Y. K., Redall D. D., Crane, F. C.
  "Evolution of the Ethernet Local Computer Network",
  Computer, August 1982
- 7. Interlan Corporation, NI3010 Multibus Communications Controller Users Manual, 1982
- 8. Xerox Corporation <u>The Ethernet A Local Area Network: Data Link Laver and Physical Later Specifications, Version 1.0, September 1980</u>
- 9. Stotzer, M. D. , A Layered Communication System ion Ethernet, M. S. Thesis, Naval Postgraduate School, September, 1983
- 10. Kodres, U. R., "Processing Efficiency of a Class of Multicomputer Systems", <u>Proceedings MIMI</u>, 1982
- 11. Almquist, T. V. and Stevens, David S., Alteration and Implementation of the CP/M-86 Operation, System for a Multi-User Environment, M. S. Thesis, Naval Postgraduate School, December 1982
- 12. Rowe, B., Adaptation of MCORTEX to the AIGIS Simulation Environment, M. S. Thesis, Naval Postgraduate School, June 1984

13. Reed D. P. , Kanodia R.K., "Synchronization with Eventcounts and Sequencers", <u>Communications of the ACM</u>, February 1979

#### BIBLIOGRAPHY

Digital Fescarch, Programmer's Utilities Suide for the CP/M Bending Systems Pacific Grove, September 1882.

Digital Research, PL/I Language Programmer's Guide, Pacific Grove, 1883.

Digital Research, PL/I Language Reference Manual, Pacific Grove, 1983.

Digital Research, LINK-86 Cperator's Guide, Pacific Grove, 1982.

Digital Research, CF/M-86 Operating System System Buile, Pacific Grove, 1983.

CE/M-86 Operating System System Buile, Pacific Grove, 1983.

CE/M-86 Operating System User's Buile, Pacific Grove, 1983.

Digital Research, CF/M-86 Operating System User's Buile, Pacific Grove, 1983.

Digital Research, CF/M-86 Operating System Programmer's Guide, Pacific Grove, 1983.

Digital Research, CF/M-86 Operating System Programmer's Guide, Pacific Grove, 1983.

Digital Research, CF/M User-Guide, Osborne/Mograw-hill, 1982.

Intel Corporation, System Single Board Copruter Bardware Reference Manual, 1976.

Intel Corporation, 1979.

Miller, A. M. Mastering CP/M, Sybex, 1983.

Zaks, R. The CP/M Handbook with MP/M, Sybex, 1980.

### INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314		2
2.	Likrary, Code 0142 Naval Postgraduate School Monterey, California 93943		2
3.	Prof. Uno R. Kodres Code 52 KR Department of Computer Science Naval Postgraduate School Monterey, California 93943		3
4.	Department Chairman Code 52 Hq Department of Computer Science Naval Postgraduate School Monterey, California 93943		1
5.	LCDR Ronald B. Kurth Code 52 Kh Department of Computer Science Naval Postgraduate School Monterey, California 93943		1
6.	Prof. Mitchell F. Cotton Code 62 Cc Department of Electrical Engineering Naval Postgraduate School Monterey, California 93943		1
7.	Prof. Richard McGonigal Code 54 Mb Department of Administrative Science Naval Postgraduate School Monterey, California 93943		1
8.	Lt. David J. Brewer Department of Computer Science CS 31 Naval Postgraduate School Monterey, California 93943		1
9.	RCA AEGIS Data Fepository RCA Corporation Government Systems Division Mail Stop 127-327 Moorestown, New Jersey 08057		1
10.	Litrary (Code E33-05) Naval Surface Warfare Center Dahlgren, Virgiria 22449		1
11.	Daniel Green (Code N20E) Naval Surface Warfare Center Dahlgren, Virginia 22449		1

12.	Dr. M.J. Graila Arrlied Physics Laboratory Johns Hogkins Foad Laurel, Maryland 20707	
13.	Dana Small Code 8242, NOSC San Diego, California 92152	1
14.	Genelkurmay Baskanligi OBID Bakanliklar, Ankara, Turkey	7
15.	Kara Kuvvetleri Komutanligi Fl. Pren. Bsk. KOKOBI Yucetepe, Ankara, Turkey	2
16.	Bnb. Izzet PEECINLER Kara Kuvvetleri Komutanligi Pln. Pren. Bsk. KOKOBI Yucetepe, Ankara, Turkey	64)
16.	Orta Doşu Teknik Universitesi Bilgisayar Bolum Baskani Ankara, Turkey	1
19.	Prof. Halim Dogrusoz Orta Dogu Teknik Universitesi Yoneylem Arastirma Bolum Baskani Ankara, Turkey	1
20.	Hacettepe Universitesi Bilgisayar Bolum Baskani Ankara, Turkey	1
21.	Sn. Erol Aksoy Pogazici Universitesi Bilgisayar Bolum Baskanligi Ogretim Uyesi Istanbul, Turkey	1
22.	Bogazici Universitesi Bilgisavar Bolum Baskani Istanbul, Turkey	1
23.	Istanbul Teknik Universitesi Bilgisayar Bolum Baskani Istanbul Turkey	1

13537 5









# 210541

Thesis

P3342 Percinler

c.1

Multiplexing Ethernet in a multi-user CP/M-86 system.

11 153 87

31543

210541

Thesis

P3342

c.1

Percinler

Multiplexing Ethernet in a multi-user CP/M-36 system.

thesP3342
Multiplexing Ethernet in a multi-user CP

3 2768 001 97963 6
DUDLEY KNOX LIBRARY